


TABLE OF CONTENTS

MAIN.....	1	MIXER.....	6
ADC.....	2	POWER.....	7
FPGA01.....	3	RF.....	8
FPGA23.....	4	SYNTHESIZER.....	9
MICRO.....	5		

General Layout Notes:
 - use RC0603 for all 0603
 - use RC0402 for all 0402
 - Label all TPs' names on SST

AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title		
COM-3011 / MAIN		
Size A	Document Number Y10012	Rev 1
Date: Monday, May 16, 2011	Sheet 1 of 9	



Layout Note:
Balun should be as close as possible to ADC

Layout Note: TP should be labeled


Contingency: trade-off
10/12/14-bit precision for
sampling speed AD9235, AD9245

Layout Note:
Route ADC_CLK through the
ADC pin and then to FPGA,
don't split using a Y trace

2's complement +
duty cycle stabilizer


Analog signals Digital signals

AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 JSA		
Title		
COM-3011 / ADC		
Size	Document Number	Rev
B	Y10012	1
Date:	Monday, May 16, 2011	Sheet 2 of 9



Note:
Other FPGA banks can be found on their respective functions' primary schematic page

Bottom Connector



AZ & AK

Mobile Satellite Services
18221A Flower Hill Way
Gaithersburg, MD 20879
USA

Title
COM-3011 / FPGA BANKS 0/1 & CONNECTOR


Size A	Document Number Y10012	Rev 1
-----------	----------------------------------	----------

Date: Monday, May 16, 2011 Sheet 3 of 9


Note:
Other FPGA banks can be found on their
respective functions' primary schematic page

D2	VCCO_3_01	VCCO_2_01	M7
G4	VCCO_3_02	VCCO_2_02	P12
H2	VCCO_3_03	VCCO_2_03	P4
M2	VCCO_3_04	VCCO_2_04	P8
M4	IO_L1P_3	PROGRAM_B_2	R2 {PROGB} FPGA_PROG1
L3	IO_L1N_VREF_3	IO_L1P_CCLK_2	N12 {ALE_CCLK} UC_CTRL1
P2	IO_L2P_3	IO_L1P_CCLK_2	R11 {CSIB} FPGA_PROG5
P1	IO_L2P_3	IO_L3N_MOSI_CSI_B_MISO_2	R6 {REB_RDWRB} UC_CTRL2
N2	IO_L2N_3	IO_L48N_RDWR_B_VREF_2	R14 {DONE} FPGA_PROG21
N1	IO_L37P_M3DQ0_3	DONE_2	P3 {INITB} FPGA_PROG3
M3	IO_L37N_M3DQ1_3	IO_L65P_INIT_B_2	L13 {SUSPEND} FPGA_PROG4
M1	IO_L38P_M3DQ2_3	SUSPEND	L10 D_+3.3V
L2	IO_L38N_M3DQ3_3	CMPCS_B_2	P11 UC_DATA0
L1	IO_L39P_M3LDQS_3	IO_L3P_D0_DIN_MISO_MISO1_2	M11 UC_DATA1
K3	IO_L39N_M3LDQSN_3	IO_L12P_D1_MISO2_2	N11 UC_DATA2
K1	IO_L40P_M3DQ6_3	IO_L12N_D2_MISO3_2	P5 UC_DATA3
K5	IO_L40N_M3DQ7_3	IO_L49P_D3_2	R5 UC_DATA4
J4	IO_L45P_M3A3_3	IO_L49N_D4_2	L6 UC_DATA5
F3	IO_L45N_M3ODT_3	IO_L62P_D5_2	L5 UC_DATA6
F1	IO_L46P_M3CLK_3	IO_L62N_D6_2	N6 UC_DATA7
E2	IO_L46N_M3CLKN_3	IO_L48P_D7_2	R12 D_GND
E1	IO_L52P_M3A8_3	IO_L1N_M0_CMPMISO_2	N10 D_+3.3V
D4	IO_L52N_M3A9_3	IO_L13P_M1_2	
E3	IO_L53P_M3CKE_3		
D3	IO_L53N_M3A12_3		
D1	IO_L54P_M3RESET_3		
C2	IO_L54N_M3A11_3		
C1	IO_L83P_3		
	IO_L83N_VREF_3		
J5	LX4NC_IO_L47P_M3A0_3	IO_L2P_CMPCLK_2	P13 ADC_D13
H4	LX4NC_IO_L47N_M3A1_3	IO_L2N_CMPMOSI_2	R13 ADC_D12
G5	LX4NC_IO_L48P_M3BA0_3	IO_L14P_D11_2	L9 ADC_D11
G3	LX4NC_IO_L48N_M3BA1_3	IO_L14N_D12_2	M10 ADC_D10
H6	LX4NC_IO_L49P_M3A7_3	IO_L16P_2	P9 ADC_D9
H5	LX4NC_IO_L49N_M3A2_3	IO_L16N_VREF_2	R9 ADC_D8
F5	LX4NC_IO_L49N_M3A2_3	IO_L63P_2	N4 ADC_D7
F4	LX4NC_IO_L50P_M3WE_3	IO_L63N_2	R4 ADC_D6
E5	LX4NC_IO_L50N_M3BA2_3	IO_L64P_D8_2	M5 ADC_D5
E4	LX4NC_IO_L51P_M3A10_3	IO_L64N_D9_2	N5 ADC_D4
	LX4NC_IO_L51N_M3A4_3	IO_L13N_D10_2	R10 ADC_D3
J2	IO_L41P_GCLK27_M3DQ4_3	IO_L65N_CSO_B_2	R3 ADC_D2
J1	IO_L41N_GCLK26_M3DQ5_3		
H3	IO_L42P_GCLK25_TRDY2_M3UDM_3	LX4NC_IO_L15P_2	M9
H1	IO_L42N_GCLK24_M3LDM_3	LX4NC_IO_L15N_2	N9
K4	IO_L43P_GCLK23_M3RASN_3	LX4NC_IO_L47P_2	L7
J3	IO_L43N_GCLK22_IRDY2_M3CASN_3	LX4NC_IO_L47N_2	M6
G2	IO_L44P_GCLK21_M3A5_3	IO_L29P_GCLK3_2	N8 ADC_D0
G1	IO_L44N_GCLK20_M3A6_3	IO_L29N_GCLK2_2	R8 ADC_D1
		IO_L30P_GCLK1_D13_2	M8
		IO_L31P_GCLK31_D14_2	N7 ADC_PWDN
		IO_L31N_GCLK30_D15_2	K8 ADC_OR
		IO_L32P_GCLK29_2	L8
		IO_L32N_GCLK28_2	P7 ADC_CLK
			R7 CLK_REF


FPGA
Bank 2 & 3






FPGA CONFIGURATION



Layout Note:
- Route UC_CTRL1 as 50ohm trace
- place termination R-OPENS closest to FPGA



Slave SelectMAP Programming Configuration



CLK_REF: 20 MHz Sampling clock
(from synthesizer's oscillator)




ADC_CLK: 100 MHz Input sampling clock (from
internal oscillator) or TBD MHz from FPGA PLL








AK & AZ
Mobile Satellite Services
18221A Flower Hill Way
Gaithersburg, MD 20879
USA

Title		
COM-3011 / FPGA BANKS 2/3		
Size A	Document Number	Rev 1
	Y10012	
Date:	Monday, May 16, 2011	Sheet 4 of 9




Layout Note:
Place clock capacitors close to the FPGA





AK		
Mobile Satellite Services		
18221A Flower Hill Way		
Gaitheburg, MD 20879		
USA		
Title		
COM-3011 / MICRO		
Size	Document Number	Rev
B	Y10012	1
Date:	Monday, May 16, 2011	Sheet 5 of 9



EXTERNAL LO
SMA
CONNECTOR
SINGLE ENDED

MOVE RES FOR
INTERNAL /
EXTERNAL LO

Layout Note:
Zero Ohm resistors share pads at junctions

Layout Note:
100 Ohm differential traces
for LO and RF Inputs
137.5 MHz - 3.1 GHz

Layout Note:
50 Ohm differential trace

RF AMP_IN
Nominal level: +0dBm


scale down to 3.3V max SF power detection.
-55dBm to 0 dBm.

Bandpass filter
Center: 125 MHz
Bandwidth: 40 MHz (two-sided)

AZ	
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA	
Title COM-3011 / MIXER	
Size C	Document Number Y10012
Date Monday, May 16, 2011	Sheet 6 of 9
	Rev 1







+5V Supply

Green Terminal Block
OPERATIONAL RANGE: 4.9 - 5.5V



Layout Note:
Place Vin caps as close as possible to Vin and PGND pins

NCP1599MNTWG DC/DC converter:
3A max peak output current
1MHz switching



Power Requirements (*TBC)


COMP	V	mA
RF AMP1	+3.0	36
RF AMP2	+4.75	215
FPGA	+3.3	100*
MICRO	+3.3	90*
ADC	+3.3	50
FPGA	+1.2	1500

AK
Mobile Satellite Services
18221A Flower Hill Way
Gaithersburg, MD 20879
USA


























Title: **COM-3011 / POWER**

Size B Document Number **Y10012** Rev 1

Date: Monday, May 16, 2011 Sheet 7 of 9



EXTERNAL FREQUENCY REFERENCE



Layout Note:
SMA edge location should be the same with COM4410 SMA location

10/20 MHz frequency reference.
0.6Vpp min, 3.3Vpp max

3.6V Zener: Prevent over/under-voltage damage to NC7SZ04 at analog inputs.

Layout note:
Route the sensitive 20MHz_REF & 20MHz_REF_IN traces away from noise sources

Layout note:
Crystal uses "laydown" footprint
No traces under component

Layout note:
Add SHIELD PAD for SHIELD FENCE

Layout note:
Label Testpoints

Layout note:
RF_OUT/LO traces are 100 Ohm diff. impedance matched

AK & AZ	
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 JSA	
Title COM-3011 / SYNTHESIZER	
Size B	Document Number Y10012
Date: Monday, May 16, 2011	Sheet 9 of 9
	Rev 1