

# COM-1510SOFT Block mode convolutional FEC codec VHDL source code overview / IP core

## Overview

The COM-1510SOFT is a convolutional FEC codec, including encoder and Viterbi block decoder.

This codec operates in block mode, whereby a finite length frame is encoded and decoded. The error correction configuration (K, rate, polynomials, puncturing) can be changed dynamically on a frame-by-frame basis.

The code can be configured for either high speed (1 encoded bit per clock period) or small footprint.

When configured in parallel mode, the maximum throughput is typically in the range 100 - 250 Mbits/s depending on the FPGA technology.

The entire **VHDL source code** is deliverable.

### Key features and performance:

- Flexible dynamic (i.e. at runtime) userselected configuration:
  - Constraint length K=5,6,7,9
  - Number of parity bits 2 to 5
  - G<sub>x</sub> generator polynomial from a preset list
  - Puncturing pattern from a preset list
- Configuration prior to VHL synthesis control the maximum occupancy:
  - Hard (1-bit) or soft(4 to 8-bit) decision decoding
  - Maximum constraint length K\_max
  - Maximum number of parity bits
  - Traceback length
- Support for erasures (code puncturing)
- Reduced decoder latency: K\*25 bits
- Provided with IP core:
  - $\circ \quad \text{VHDL source code} \\$

- Matlab .m file to generate stimulus files for VHDL simulation at various signal to noise ratios
- VHDL testbench with PRBS11 sequence generator and bit error rate measurement.

# Target Hardware

The code is written in generic standard VHDL so as to be ported to a variety of FPGAs. It was compiled and simulated using Xilinx ISE 14 and Xilinx Vivado v2014.2 tools.

# Configuration

### Synthesis-time configuration parameters

The following constants are user-defined in the generic section of the encoder and decoder components prior to synthesis. These parameters generally define the size of the decoder embodiement.

Parameters	Configuration
Decoder-only	
Maximum frame payload size FRAME_SIZE_MAX_LOG2	Log2(maximum frame payload size in bits), rounded up.
Parallel vs Sequential decoding N_PAR_LOG2	Parallel vs sequential decoding. Tradeoff size versus speed. Log2(number of parallel ACS circuits), between 0 (fully sequential) and (K_MAX-1) (fully parallel)
Maximum constraint length	Valid values are 5,6,7,9
Maximum number of parity bits <b>N_PARITY_BITS_MAX</b>	Valid range 2 to 5
Number of Soft-decision decoding bits <b>NBSD</b>	Valid range 4 to 8 bits
Hard/Soft-decision decoding HARD_SOFTN_DECISION	'1' for 1-bit width input '0' for NBSD-bit width input
Traceback depth <b>TB_DEPTH</b>	Typically 6* K_MAX for non-punctured, 12* K_MAX for punctured codes. Valid range 30 to 120
Input Bit Error Rate measurement window BER WINDOW LENGTH	Maximum value 2 <sup>24</sup> -1

### **Run-time configuration parameters**

The user can set and modify the following controls at run-time through the top level component interface:

Parameters	Configuration
Encoder	
Code selection	Select one of the preset codes <b>CODE_SEL</b> dynamically on a frame- by-frame basis. The code selection is enacted at the input start of frame (SOF_IN)

Enable tail- biting	0 (disable) / 1 (enable) CONTROL(0)
Extend input frame with (K- 1) zeros	0 (disable) / 1 (enable) CONTROL(1)
Decoder	
Code selection	Select one of the preset codes <b>CODE_SEL</b> dynamically on a frame- by-frame basis. The code selection is enacted at the input start of frame (SOF_IN)
Enable tail- biting	0 (disable) / 1 (enable) TAIL_BITING
Frame size	Decoded frame size <b>FRAME_OUT_SIZE</b> expressed as number of decoded bits.

### Limitations

- 1. The code does not support GMR-1 3G specification [1] for repetition.
- 2. The frame payload maximum size is set by **FRAME\_SIZE\_MAX\_LOG2**. For example 12 for a maximum payload size of 4095 bits.
- 3. When tail-biting and puncturing are both enabled, the frame size must be an integer multiple of the puncturing period (for example 3 for code 1, 5 for code 2).
- When tail-biting is enabled, the product 3\* TB\_DEPTH\* N\_PARITY\_BITS\_MAX must be less than the frame payload maximum size.

### Codes

A number of convolutional codes compatible with GMR-1 3G standard [1] are preset in the VHDL source code. Codes are defined by their generator polynomials Gx, constraint length K and puncturing patterns.

0 marks an erasure during puncturing.

GMR-1 3G [	1]
Code number	Configuration
0	K=5
	Rate <sup>1</sup> / <sub>2</sub> convolutional code
	No puncturing
1	K=5
	Rate <sup>1</sup> / <sub>2</sub> convolutional code

	Rate <sup>3</sup> / <sub>4</sub> after puncturing
2	K=5
	Rate <sup>1</sup> / <sub>2</sub> convolutional code
	Rate 5/8 after puncturing
10	K=5
	Rate 1/3 convolutional code
	No puncturing
20	K=5
	Rate 1/4 convolutional code
	No puncturing
30	K=5
	Rate 1/5 convolutional code
	No puncturing
60	K=6
	Rate 1/4 convolutional code
	No puncturing
64	K=7
	Rate 1/2 convolutional code
	No puncturing
96	K=9
	Rate 1/2 convolutional code
	No puncturing
160	K=9
	Rate 1/4 convolutional code
	No puncturing
192	K=9
	Rate 1/3 convolutional code
	No puncturing

# **Custom codes**

Adding or removing codes from the list of preset codes is quite simple. Each code is defined by:

- a) generator polynomials. For example  $G_0(x) = 1 + x + x^2 + x^4$  is represented by the vector G0 <= "000010111";
- *b)* constraint length K
- *c)* number of parity bits (number of generator polynomials) N\_PARITY\_BITS
- *d)* N\_PUNCTURING\_PHASES: number of phases (horizontal X axis) in the puncturing matrix.

These parameters are defined in the CODE\_SEL\_001 processes in both encoder and decoder. Note that the generator polynomial definition in the decoder is a flipped version as the input bit enters the register through the MSb, unlike the encoder.

In addition to the above parameters, one must also define:

- *e)* the puncturing pattern for each code in the function *f\_puncturing\_pattern()*
- *f*) the punctured encoding period in the function *f* punctured\_encoding\_period()

See the commented source code for details.

## Sequential vs Parallel decoding

It is possible to trade-off speed versus size by instantiating either a parallel decoder (all  $2^{K-1}$  states computed in parallel) or a sequential decoder. The ratio of speed and size is roughly  $2^{K-1}$ .

# Hard/Soft-decision decoding

It is possible to trade-off implementation complexity versus decoding performance by controlling the precision of the encoded input samples. For example, it may be advisable to use hard-decision (1-bit) decoding to keep a K=9 Rate  $\frac{1}{4}$  decoder to a practical size.

For small constraint length (K=5), higherperformance 4-bit soft-decision is recommended as the implementation size is fairly small.

### Monitoring

### **Bit Error Rate Measurement**

The decoder estimates the bit error rate on the encoded bit stream by comparing the actual received bit stream with an estimate of the transmitted bit stream. This estimate is generated by re-encoding the nearly error-free decoded bit stream.

## Encoder component interface

#### --GLOBAL CLOCKS, RESET

CLK : in std\_logic; -- master clock for this FPGA, synchronous SYNC\_RESET: in std\_logic; -- synchronous reset

#### --// Input samples

DATA\_IN: in std\_logic;

- -- input bit. Read at rising edge of CLK when DATA\_VALID\_IN = '1'; DATA VALID IN: in std logic;
  - -- one CLK-wide pulse

CTS: out std logic;

-- Clear to send. Always check CTS = '1' before sending a new input bit -- used for flow control.

SOF\_IN: in std\_logic;

EOF\_IN: in std\_logic;

-- 1 CLK-wide pulses indicating start and end of frames (block mode) -- Aligned with DATA VALID IN.

#### --// CONFIGURATION

The configuration parameters below can be changed dynamically at run-time.
They are latched in at the start of frame SOF\_IN = '1'.
CODE\_SEL: in integer range 0 to 255;
-- see GMR-1 sections 4.4 and 4.5 for details
-- 0 = rate 1/2 convolutional code (K = 5) no puncturing 4.4.1.1, 4.4.5
-- 1 = rate 1/2 convolutional code (K = 5) P(2;3) puncturing rate 3/4

- -- 2 = rate 1/2 convolutional code (K = 5) P(2;5) puncturing rate 5/8
- -- etc

-- 10 = rate 1/3 convolutional code (K = 5) no puncturing

- -20 = rate 1/4 convolutional code (K = 5) no puncturing
- -30 = rate 1/5 convolutional code (K = 5) no puncturing
- -60 = rate 1/4 convolutional code (K = 6) no puncturing
- -64 = rate 1/2 convolutional code (K = 7) no puncturing
- -96 = rate 1/2 convolutional code (K = 9) no puncturing
- -- 160 = Rate <sup>1</sup>/<sub>4</sub> Constraint length 9 Convolutional Encoder no puncturing
- -- 192 = Rate 1/3 Constraint length 9 Convolutional Encoder no puncturing
- -- MAXIMUM N PARITY BITS IS 5
- CONTROL: in std\_logic\_vector(15 downto 0);
  - -- bit 0: tail biting. initialize the encoder K-1 bits in the tail
  - -- bit 1: extend input with K-1 zeros

#### --// Encoded output samples

DATA\_OUT: out std\_logic;

SAMPLE\_CLK\_OUT: out std\_logic;

SOF\_OUT: out std\_logic;

-- one CLK-wide pulse

EOF\_OUT: out std\_logic;

- -- because of puncturing, this end-of-frame pulse may or may not be aligned with the last
- -- encoded bit in a frame

SAMPLE\_CLK\_OUT\_REQ: in std\_logic;

- -- one CLK-wide pulse requesting another sample from the module upstream
  - -- used for flow control.

--// Monitoring, test points

TP: out std logic vector(4 downto 0)

The algorithm is based on the proposition that the decoded bit stream is nearly error-free. If the decoded bit stream were error-free, then the reencoded bit stream would be the actual transmitted encoded bit stream before bit errors occur in the transmission channel.

The bit error rate is computed over a window of **BER WINDOW LENGTH** bits.

### Decoder component interface

-- GLOBAL CLOCKS, RESET

CLK: in std\_logic;

-- synchronous clock. Must be a global clock constrained in the project constraint file.

- SYNC\_RESET: in std\_logic; -- synchronous reset. active high.
  - -- MANDATORY to initialize internal variables

#### -- SOFT-DECISION INPUT BITS

-- All input samples are soft-quantized with NBSD bits

-- format example for 4-bit input samples:offset binary (0000 for strong '0', 1111 for strong '1')

-- When using hard-decision decoding, input samples should be either all zeros or all ones.

DATAIN: in std\_logic\_vector((NBSD-1) downto 0);

DATAIN\_VALID: in std\_logic;

DATAIN\_READY: out std\_logic;

- -- flow control bit. Always check DATAIN\_READY is '1' before sending more input samples.
- -- In most cases, DATAIN\_READY will only go low at the end of the frame to ensure a minimum separation between frames
- -- (the decoder need to add a small tail at the end of each frame)
- SOF IN: in std logic;
  - -- 1 CLK-wide pulse indicating start of frames (block mode)
  - -- Aligned with the first DATA\_VALID\_IN.

EOF IN: in std logic;

- -- 1 CLK-wide pulse indicating end of frame.
- -- may or may not be aligned with the last DATA\_VALID\_IN

#### --// CONFIGURATION

-- The configuration parameters below can be changed dynamically at run-time.

-- They are latched in at the start of frame SOF\_IN = '1'.

CODE\_SEL: in integer range 0 to 255;

- -- see GMR-1 sections 4.4 and 4.5 for details
- -- 0 = rate 1/2 convolutional code (K = 5) no puncturing
- -- 1 = rate 1/2 convolutional code (K = 5) P(2;3) puncturing rate 3/4
- -- 2 = rate 1/2 convolutional code (K = 5) P(2;5) puncturing rate 5/8
- -- etc
- -- 10 = rate 1/3 convolutional code (K = 5) no puncturing
- -- 20 = rate 1/4 convolutional code (K = 5) no puncturing
- -- 30 = rate 1/5 convolutional code (K = 5) no puncturing
- -- 60 = rate 1/4 convolutional code (K = 6) no puncturing
- -- 64 = rate 1/2 convolutional code (K = 7) no puncturing
- -- 96 = rate 1/2 convolutional code (K = 9) no puncturing
- -- 160 = Rate 1/4 Constraint length 9 Convolutional Encoder no puncturing
- -- 192 = Rate 1/3 Constraint length 9 Convolutional Encoder no puncturing
- -- MAXIMUM N PARITY BITS IS 5

#### TAIL BITING : in std logic;

- -- tail biting encoder initialized the encoder K-1 tail bits
- -- LIMIT: 2\*TB DEPTH\*N PARITY BITS MAX <= 1024
- FRAME OUT SIZE: in std logic vector(11 downto 0);
  - -- expected output frame size, number of decoded bits

#### -- DECODER OUTPUTS

-- 1-bit serial

DATAOUT1b: out std\_logic; DATAOUT1b\_VALID: out std\_logic; SOF\_OUT: out std\_logic; EOF\_OUT: out std\_logic; - 1-bit serial

### --// MONITORING (when BER\_MEASUREMENT\_EN = '1')

-- BER\_WINDOW\_LENGTH is defined within VA\_GMR1\_3G.vhd BER: out std\_logic\_vector(23 downto 0); -- encoded stream bit error rate BER\_VALID: out std\_logic; -- read BER at rising edge of CLK when BER\_VALID = '1' BIT\_ERROR: out std\_logic -- 1 CLK-wide pulse for each detected bit error -- Helpful in understanding the bit error statistics (with an oscilloscope): bursty? or fairly uniformly distributed?

# I/Os

## **Encoder input**

encoder_GMR_3G.vhd	× 🗷 Unt	itled 1*	×						
Name	Value		1150 mg	1200 ns	1250 ne	1300 ng	1350 nc	1400 ng	1450 nc
L CLK DATA_IN DATA_IN DATA_VALID_IN CTS SOF_IN EOF_IN CODE_SEL CONTROL[15:0]	1 1 1 1 0 0 2 1								

- 1. All input signals are synchronous with the CLK reference clock
- 2. SOF\_IN (Start Of Frame) is aligned with the first input bit
- 3. The user should always check the "Clear-To-Send" flag before sending additional data bits to the encoder.

Name	Value		20,000 ns	20,050 ns	20,100 ns	20,150 ns	20,200 ns	20,250 ns	20,
	1				minin				
1 SYNC_RESET	0								
DATA_IN	1								
DATA_VALID_IN	0								
Te CTS	0	÷		1					
1 SOF_IN	0								
EOF_IN	0								
CODE_SEL	2						2		
# CONTROL[15:0]	1.						1		

Because the data source latency in responding to the CTS clear-to-send signal from the encoder, the start of the next frame is sent to the encoder. The encoder will store these extra bits until it is ready to encode the complete next frame.

# **Decoder input**

ititled 1* × 🕢 Viterbi_decoder_GMR_3G	i.vhd x	
lame	Value	0 us  50 us  100 us  150 us
1 CLK	o	
1 SYNC_RESET	0	
H DATAIN[3:0]	-1	
1 DATAIN_VALID	1	
1 DATAIN_READY	1	
1 SOF_IN	0	والمسترك المتحمد والمستخلف ومستركان
Le EOF_IN	0	
1 CODE_SEL	2	2
TAIL_BITING	1	
FRAME_OUT_SIZE[11:0]	2000	2000

Input encoded frames must be separated as indicated by the DATAIN\_READY flag from the decoder. It is NOT acceptable to send the start of the next encoded frame before the current frame is fully decoded.

# Software Licensing

The COM-1510SOFT is supplied under the following key licensing terms:

- 1. A nonexclusive, nontransferable license to use the VHDL source code internally, and
- 2. An unlimited, royalty-free, nonexclusive transferable license to make and use products incorporating the licensed materials, solely in bitstream format, on a worldwide basis.

The complete VHDL/IP Software License Agreement can be downloaded from http://www.comblock.com/download/softwarelicense.pdf

# **Configuration Management**

The current software revision is 1.

Directory	Contents
/doc	Specifications, user manual, implementation documents
/src	.vhd source code. One component per file.
/sim	Test benches, Matlab .m files to generate encoded input files with various Eb/N0 and to compute expected BER.
/bin	.ngc, .bit, .mcs configuration files

Key files:

Xilinx ISE project file: com-1510\_ISE14.xise Xilinx Vivado project file: /project1/project\_1.xpr

# VHDL development environment

The VHDL software was developed using the following development environment for VHDL synthesis and VHDL simulation.

- (a) Xilinx ISE 14
- (b) Xilinx Vivado 2014.2

The size is compatible with free Xilinx WebPack tools.

# **Device Utilization Summary**

The implementation size depends essentially on three key user-defined parameters in the generic section of the decoder, namely:

- Parallel vs Sequential decoding, as defined by P\_SN
- Hard/Soft-decision decoding as defined by HARD\_SOFTN\_DECISION and NBSD
- Maximum constraint length K\_MAX (the actual constraint length K is dynamically configurable at run-time but cannot exceed the hardware capabilities defined by K\_MAX)
- Maximum number of parity bits N\_PARITY\_BITS\_MAX

(the actual number of parity bits **N\_PARITY\_BITS** is dynamically configurable at run-time but cannot exceed the hardware capabilities defined by **N\_PARITY\_BITS\_MAX**)

• Traceback depth **TB\_DEPTH** 

Device: Xilinx Spartan-6 -2, **P\_SN** = '0' parallel decoding, **K\_MAX** = 7, **NBSD** = 4-bit soft decision, **PARITY BITS MAX** = 2 **TB DEPTH** = 84

$\_$ <b>TAKIT</b> $\_$ <b>DITS</b> $\_$ <b>MAX</b> $= 2$ , <b>TB</b> $\_$ <b>DEI TH</b> $= 64$					
	Used 1 decoder	% of Spartan-6 LX45			
Registers	2354	4%			
LUTs	4083	14%			
Block RAM/FIFO	4	3%			
GCLKs	1	6%			
M <sup>1</sup> C 147 (	MIT				

Maximum frequency: 147.9 MHz

Device: Xilinx Spartan-6 -2, **P\_SN** = '0' parallel decoding, **K\_MAX** = 9, **HARD\_SOFTN\_DECISION** = '1', **N PARITY BITS MAX** = 4, **TB DEPTH** = 120

	Used 1 decoder	% of Spartan-6 LX45
Registers	7318	13%
LUTs	16376	60%
Block RAM/FIFO	10	8%
GCLKs	1	6%
M ' C 124 1	L N /I T	

Maximum frequency: 134.1 MHz

Device: Xilinx Kintex-7 -1, , **P\_SN** = '0' parallel decoding, **K\_MAX** = 9, **HARD\_SOFTN\_DECISION** = '1', **N\_PARITY\_BITS\_MAX** = 4, **TB\_DEPTH** = 120

	Used 1 decoder	% of XC7K70T-1
Registers	7410	9%
LUTs	16023	39%
Block RAM/FIFO	5.5	4%
BUFG	1	3%

# Device: Xilinx Kintex-7 -1, , $P_SN = '1'$ serial decoding, $K_MAX = 9$ , NBSD = 4-bit soft decision, N PARITY RITS MAX = 4 TR DEPTH = 120

	Used 1 decoder	% of XC7K70T-1
Registers	1148	1%
LUTs	1319	3%
Block RAM/FIFO	12	8%
BUFG	1	3%

Maximum frequency: 252.2 MHz

# Clock and decoding speed

The entire design uses a single global clock CLK. Typical maximum clock frequencies for various FPGA families are listed below:

Device family	<b>f</b> <sub>CLK</sub>
Xilinx Kintex 7 -2	250 - 300 MHz
Xilinx Spartan-6 –2	130 - 150 MHz

The maximum  $\underline{\text{decoded}}$  bit rate is  $f_{CLK} / N_PARITY_BITS$ 

# No Xilinx-specific code

The VHDL source code is written in generic VHDL. No Xilinx CORE is used. No Xilinx primitive need to be used. Dual-port RAM blocks are inferred.

### VHDL components overview

# Top level

Project Manager - project_1
Sources
🔍 🖾 🖨 📑 🛃
🖃 🖓 Design Sources (2)
. VITERBI_DECODER_GMR_3G - Behavioral (Viterbi_decoder_GMR_3G.v
TB_IN_LSB - BRAM_DP - Behavioral (bram_dp.vhd)
OATA_SPLITTER_001 - DATA_SPLITTER_GMR1_3G - Behavioral (data_split)
Inst_BRAM_DP - BRAM_DP - Behavioral (bram_dp.vhd)
W VA_000 - VA_GMR1_3G - behavioral (va_GMR1_3G, vhd) (6)
BMU_00x.VA_BMU2_001 - VA_BMU2 - behavioral (va_bmu2.vhd)
ACS_00X.VA_ACS2_001 - VA_ACS2 - behavioral (va_acs2.vhd)
How VA_IBU2_001 - VA_IBU2 - Behavioral (va_tbu,vhd) (1)
BRAM_DP_00x.Inst_BRAM_DP - BRAM_DP - Behavioral (bram_dp.)
BER_MEASUREMENT_001.BER3_001 - BER3 - Dehavioral (ber3.vhd) (2
Inst_BRAM_DP - BRAM_DP - Benavioral (pram_dp.vnd)
PC_16_001 - PC_16 - BEHAVIOR (PC_16, VNd) (16)
TAUZ - FA - DEMAVIOR_FA (FA. VHD)
EADS - EA - REHAVIOR FA (FA VHD)
TAGE FACE - REHAVIOR FA (FA VHD)
EA 10 - FA - BEHAVIOR FA (FA VHD)
FA11 - FA - BEHAVIOR FA (FA. VHD)
HA12 - HA - BEHAVIOR HA (HA, VHD)
M HA13 - HA - BEHAVIOR HA (HA, VHD)
BA14 - FA - BEHAVIOR FA (FA.VHD)
HA15 - HA - BEHAVIOR HA (HA, VHD)
FA17 - FA - BEHAVIOR_FA (FA.VHD)
HA04 - FA - BEHAVIOR_FA (FA.VHD)
- 🖓 SIM2OUTFILE_X.SIM2OUTFILE1 - SIM2OUTFILE
SIM2OUTFILE_X.SIM2OUTFILE2 - SIM2OUTFILE
TB_OUT_001 - BRAM_DP - Behavioral (bram_dp.vhd)
ENCODER_GMR_3G - behavioral (encoder_GMR_3G.vhd) (1)
RAMB16_S4_S4_001 - BRAM_DP - Behavioral (bram_dp.vhd)
Simulation Sources (1)
H W TOCOMISIU - Denavior (tocomisiu.vnd) (5)

*ENCODER\_GMR\_3G.vhd* is the convolutional encoder. It supports tail-biting and zero-tail insertion mechanisms. The data source sends a complete frame, as delineated by the SOF\_IN and EOF\_IN flags. Once a complete input frame is received, the encoder will generate a complete encoded output frame. Thus, the encoding latency is one input frame duration.

*VITERBI\_DECODER\_GMR\_3G.vhd* is the decoder top component in this hierarchical design. It includes state machines to control tail-biting and insertion of zero tail when applicable.

DATA\_SPLITTER\_GMR1\_3G.vhd demultiplexes each received bit into N\_PARITY\_BITS bins (one for each code/generator polynomial). It also generates an erasure bit for each punctured parity bit. *VA\_GMR1\_3G.vhd* is the heart of the Viterbi algorith which includes three key processes:

The branch metric unit (*VA\_BMU2.vhd*), the Add-Compare-Select (*VA\_ACS2.vhd*) and the traceback unit (*VA\_TBU2.vhd*).

*VA\_BMU2.vhd* computes the local distance between received soft-quantized bits and the hypothesis being tested. Received bits marked with the erasures flag are ignored in the distance computation.

*VA\_TBU2.vhd* segments the stream of addcompare-select outputs into overlapping blocks of length 2\* **TB\_DEPTH**., long enough for the Viterbi algorithm to converge. The process is repeated every **TB\_DEPTH** bits. The **TB\_DEPTH** decoded bits are then read in the reverse order.

*BER3.vhd* synchronizes with the received bit stream and counts the number of bit error when a PRBS-11 sequence is being transmitted.

*INFILE2SIM.vhd* reads an input file. This component is used by the testbench to read a soft-quantized or hard-quantized encoded bit stream generated by the *viterbi\_dec\_gen\_input.m* Matlab program for various Eb/No cases.

*SIM2OUTFILE.vhd* writes three 12-bit data variables to a tab delimited file which can be subsequently read by Matlab (load command) for plotting or analysis.

# Test environment

Two VHDL testbenches are included in /sim directories.

*tb\_viterbi\_decoder\_GMR\_3G.vhd* reads a text file of encoded frames, feeds the soft-quantized samples to *VITERBI\_DECODER\_GMR\_3G.vhd* for decoding and sends the decoded bits to the *BER2.vhd* bit error rate tester. A Matlab .m program generates stimulus files for various convolutional codes and additive white Gaussian noise levels. See *viterbi\_dec\_input\_gen\_GMR\_3G.m* for details.

tbcom1510.vhd is a testbench consisting of a backto-back PRBS-11 pseudo-random sequence generator, convolutional encoder, Viterbi decoder and bit error rate tester. No stimulus file is needed.

# **Reference documents**

[1] Geo-Mobile radio interface specifications (Release 3) ETSI TS 101 376-5-3 v3.1.1. 2009-7 GMR-1 3G 45.003

# **ComBlock Ordering Information**

COM-1510SOFT BLOCK MODE CONVOLUTIONAL CODEC, VHDL SOURCE CODE / IP CORE ECCN: 5E001.b.4

MSS • 845-N Quince Orchard Boulevard• Gaithersburg, Maryland 20878-1676 • U.S.A. Telephone: (240) 631-1111 Facsimile: (240) 631-1676 E-mail: sales@comblock.com