

COM-1519SOFT DIRECT-SEQUENCE SPREAD-SPECTRUM MODULATOR 60 Mchip/s VHDL SOURCE CODE OVERVIEW

Overview

The COM-1519SOFT is a digital direct-sequence spread-spectrum modulator written in VHDL, including modulation, multiple baseband interfaces, DAC drivers, and ancillary test features. It is designed to be embodied within a single low-cost FPGA such as the Xilinx Spartan-6 LX45.

The entire **VHDL** source code is provided.

Key features and performance:


- Direct-Sequence Spread-Spectrum (DSSS) modulation
- Continuous mode operation (i.e. Burst mode is not supported)
- Maximum chip rate of 60 Mchips/s in a Xilinx Spartan-6 FPGA
- Baseband interfaces:
 - Synchronous serial interface with Plesiosynchronous buffer or
 - o TCP-IP interface
 - USB 2.0 interface
- Ancillary components are also included for test signal generation and channel impairements (additive white Gaussian noise, Doppler)
- Drivers for three types of high-speed digital-to-analog converters.

Target Hardware

The code is written in generic VHDL so that it can be ported to a variety of FPGAs. The code is developed and tested on a Xilinx Spartan-6 FPGA.

It can be easily ported to any Xilinx Virtex-5, Virtex-6, Spartan-6 FPGAs and other FPGAs.

Overall Block Diagrams



Modulator connectivity

Monitoring and Control

Dynamic control and monitoring is implemented using 8-bit control registers (REG) and status registers (SREG). The top-level is written assuming that the FPGA is a peripheral on an 8-bit address/data bus controlled by an external microcontroller. The small monitoring and control section can be easily modified for other architectures.

Synthesis-time configuration parameters

The user can select the baseband interface and the DAC interface prior to synthesis by changing the **OPTION** constant at the top level.

OPTION	DAC Type	Input
Α	2*10-bit unsigned	USB or LAN
	clock to DAC	(TCP-IP)
В	2*14-bit signed	USB or LAN
	muxed, clock from	(TCP-IP)
	DAC/DDS	
С	2*16-bit signed	USB or LAN
	reclocked with	(TCP-IP)
	separate fixed	
	frequency high-	
	speed clock	
D	2*10-bit unsigned	USB or 1-bit
	clock to DAC	synchronous
		serial
E	2*14-bit signed	USB or 1-bit
	muxed, clock from	synchronous
	DAC/DDS	serial

Run-time configuration parameters

The user can set and modify the following controls at run-time through control registers, as listed below:

Parameters	Configuration
Processing clock f _{clk_tx}	Modulator processing clock. Also serves as DAC sampling clock
	20-bit unsigned integer expressed as $\mathbf{f}_{\text{clk_tx}} * 2^{20} / 300 \text{MHz}$.
	120 MHz maximum.
	20 MHz recommended minimum
	REG0 = bits 7-0 (LSB)
	REG1 = bits 15 - 8 (MSB)
	REG2(3:0) = bits 19 - 16 (MSB)
Internal/External frequency reference	0 = internal. Use the internal 60 MHz clock (from the USB PHY) as frequency reference.
	1 = external. Use the 10 MHz clock externally supplied through the J7 SMA connector as frequency reference.
	REG2(7)
Chip rate fchip rate tx	The modulator chip rate is in the form $\mathbf{f}_{\text{chip rate tx}} = \mathbf{f}_{\text{clk_tx}} / 2^n$ where n ranges from 1 (2 samples per chip) to 15 (chip rate = $\mathbf{f}_{\text{clk_tx}} / 32768$).
	n is defined in REG3(3:0)

Code period	In chips.
	Valid range 3 – 65535
	Can be less than the natural length of the selected code. In which
	case, the code is truncated.
	REG4: LSB
	REG5: MSB
Code selection	1 = Gold code (G1/G2 software
	selection) 2 = Maximal length sequence (G1
	software selection)
	3 = Barker code (lengths 11 or 13
	only)
	4 = GPS C/A code
	REG6(3:0)
Gold sequence /	24-bit. Describes the taps in the
Maximal Length	linear feedback shift register 1:
Sequence generator	Bit 0 is the leftmost tap $(2^0$ in the
polynomial G1	polynomial). The largest non-zero
	bit is the polynomial order n. n
	determines the code period 2 ⁿ –1.
	Example:
	$G1 = 1 + x + x^4 + x^5 + x^6$ is
	represented as 0x000039 This field is used only if Gold
	code or Maximal length sequences
	are selected.
	REG7 = LSB
	REG8
	REG9 = MSB
Gold code generator	24-bit. Describes the taps in the
polynomial G2	linear feedback shift register 2:
	Same format as G1 above.
	This field is used only if Gold
	codes are selected. REG10 = LSB
	REGII REGI2 = MSB
GPS satellite ID	GPS signals from different
	satellites are designated by a PRN
	signal number in the range $1-37$.
	This field is used only if GPS C/A
	codes are selected.
	REG10(5:0)

LSB = Least Significant Byte MSB = Most Significant Byte

	,
Symbol rate $f_{\text{symbol_rate}}$	The symbol rate can be set independently of the spreading code period. In this case, set REG13-16 such that $\mathbf{f}_{\text{symbol}_rate} * 2^{32} / \mathbf{f}_{\text{clk}_tx}$
	REG13 = LSB
	REG14
	REG15
	REG16 = MSB
	Alternatively, symbols can be aligned with the spreading code period. In this case, REG16(7) as '1'. REG13-15 are ignored.
Digital Signal gain	16-bit amplitude scaling factor for the modulated signal. The maximum level should be adjusted to
	prevent saturation. The settings may vary slightly with the selected symbol rate.
	Therefore, we recommend checking for saturation at the D/A converter when
	changing either the symbol rate or the signal gain. (see status registers SREG8)
	REG17 = LSB
	REG18 = MSB
Additive	16-bit amplitude scaling factor for
White Gaussian	additive white Gaussian noise.
Noise gain	Because of the potential for saturation,
	please check for saturation at the D/A
	<u>converter</u> when changing this parameter.
	REG19 = LSB
	REG20 = MSB
Modulation	Modulation type before applying the
type	direct-sequence spreading.
	Note: the modulation symbol transitions
	are not necessarily aligned with the chip transitions.
	dunsidons.
	0 = BPSK
	1 = QPSK
	REG21(5:0)
Spectrum	Invert Q bit. (Inverts the modulated
inversion	spectrum only, not the subsequent
	frequency translation)
	0 = off 1 = on
	1 = on REG21(6)
Ouput	Enables/Disables raised cosine square
spectrum	root output spectrum shaping filter.
shaping filter	0 = enabled
enabled	1 = bypassed
	REG21(7)

Input selection / format, test modes Select the origin of the modulator input data stream. 1 = from left J6 connector (Many comblocks), 1-bit serial 2 = high-speed USB, 8-bit parallel 3 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 4 = test sequence: internal generation of 2047-bit periodic pseudo-random bit sequence as modulator input. (overrides external input bit stream). 5 = test sequence: unmodulated carrier. This helps checking the follow-on RF modulator. 8-bit parallel input bytes are transmitted MSb first. Test sequences override external input bit stream. REG22(2:0) Spreading Enable/Disable spectrum spreading. 0 = disabled 1 = enabled REG22(3) Reserved Output Center frequency (fe,n) Fine tuning of center frequency. Typically 0 Hz. 32-bit signed integer (2's complement representation) expressed as fe,n * 2 ³² / fetk,n. For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10 th of the processing clock fetk,n. Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25 REG26: MSB		
modes Comblocks 1-bit serial 2 = high-speed USB 8-bit parallel 3 = LAN/TCP-IP port 1024 (through Ethernet adapter) 8-bit parallel 4 = test sequence: internal generation of 2047-bit periodic pseudo-random bit sequence as modulator input. (overrides external input bit stream). 5 = test sequence: unmodulated carrier. This helps checking the follow-on RF modulator. S-bit parallel input bytes are transmitted MSb first. Test sequences override external input bit stream.	selection /	
3 = LAN/TCP-IP, port 1024 (through Ethernet adapter), 8-bit parallel 4 = test sequence: internal generation of 2047-bit periodic pseudo-random bit sequence as modulator input. (overrides external input bit stream). 5 = test sequence: unmodulated carrier. This helps checking the follow-on RF modulator. 8-bit parallel input bytes are transmitted MSb first. Test sequences override external input bit stream. REG22(2:0) Spreading Enable/Disable spectrum spreading. 0 = disabled 1 = enabled REG22(3) Reserved REG22(7) must be 0 Output Center frequency (fent) fire tuning of center frequency. Typically 0 Hz. 32-bit signed integer (2's complement representation) expressed as fent 2'2 / felt to representation) expressed as fent 2'2 / felt to requency (center frequency + ½ symbol rate) below 1/10th of the processing clock felt in the processing clock felt in the processing clock felt in the modulation bandwidth. REG23: LSB REG24 REG25		
Ethernet adapter), 8-bit parallel 4 = test sequence: internal generation of 2047-bit periodic pseudo-random bit sequence as modulator input. (overrides external input bit stream). 5 = test sequence: unmodulated carrier. This helps checking the follow-on RF modulator. 8-bit parallel input bytes are transmitted MSb first. Test sequences override external input bit stream. REG22(2:0) Spreading Enable/Disable spectrum spreading. 0 = disabled 1 = enabled REG22(3) Reserved REG22(7) must be 0 Output Center frequency (fena) Fine tuning of center frequency. Typically 0 Hz. 32-bit signed integer (2's complement representation) expressed as fena expressed in the maximum frequency (center frequency + ½ symbol rate) below 1/10th of the processing clock fena expressed while the center frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		2 = high-speed USB, 8-bit parallel
2047-bit periodic pseudo-random bit sequence as modulator input. (overrides external input bit stream). 5 = test sequence: unmodulated carrier. This helps checking the follow-on RF modulator. 8-bit parallel input bytes are transmitted MSb first. Test sequences override external input bit stream. REG22(2:0) Spreading Enable/Disable spectrum spreading. 0 = disabled 1 = enabled REG22(3) Reserved REG22(7) must be 0 Output Center frequency (fe.ts) Fine tuning of center frequency. Typically 0 Hz. 32-bit signed integer (2's complement representation) expressed as fe.ts * 2 ³² / felk.ts For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10 th of the processing clock felk.ts. Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		
This helps checking the follow-on RF modulator. 8-bit parallel input bytes are transmitted MSb first. Test sequences override external input bit stream. REG22(2:0) Spreading Enable/Disable spectrum spreading. 0 = disabled 1 = enabled REG22(3) Reserved REG22(7) must be 0 Output Center frequency (fe_ts) Fine tuning of center frequency. Typically 0 Hz. 32-bit signed integer (2's complement representation) expressed as fe_ts * 2³² / felk_ts For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10th of the processing clock felk_ts. Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		2047-bit periodic pseudo-random bit sequence as modulator input. (overrides
Test sequences override external input bit stream. REG22(2:0) Spreading Enable/Disable spectrum spreading. 0 = disabled 1 = enabled REG22(3) Reserved REG22(7) must be 0 Output Center frequency (fe_ts) Fine tuning of center frequency. Typically 0 Hz. 32-bit signed integer (2's complement representation) expressed as fe_ts * 2 ³² / felk_ts For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10 th of the processing clock felk_ts. Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		This helps checking the follow-on RF
Bit stream. REG22(2:0) Spreading Enable/Disable spectrum spreading. 0 = disabled 1 = enabled REG22(3) Reserved REG22(7) must be 0 Output Center frequency (fe_tx) Fine tuning of center frequency. Typically 0 Hz. 32-bit signed integer (2's complement representation) expressed as fe_tx * 2^32 / felk_tx For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10th of the processing clock felk_tx. Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		
Spreading Enable/Disable spectrum spreading. 0 = disabled 1 = enabled REG22(3) Reserved REG22(7) must be 0 Output Center frequency (fectx) Fine tuning of center frequency. Typically 0 Hz. 32-bit signed integer (2's complement representation) expressed as fectx * 2 ³² / felktx For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10th of the processing clock felktx. Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		
Spreading Enable/Disable spectrum spreading. 0 = disabled 1 = enabled REG22(3) Reserved REG22(7) must be 0 Output Center frequency (fectx) Fine tuning of center frequency. Typically 0 Hz. 32-bit signed integer (2's complement representation) expressed as fectx * 2 ³² / felktx For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10th of the processing clock felktx. Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		REG22(2:0)
REG22(3) Reserved REG22(7) must be 0 Output Center frequency (fectx) Fine tuning of center frequency. Typically 0 Hz. 32-bit signed integer (2's complement representation) expressed as fectx * 2 ³² / felktx For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10th of the processing clock felktx. Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25	Spreading	Enable/Disable spectrum spreading.
Reserved Output Center Fine tuning of center frequency. Typically 0 Hz. 32-bit signed integer (2's complement representation) expressed as fc_tx * 2^{32} / fclk_tx For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10th of the processing clock fclk_tx. Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		
Output Center frequency (fc_tx) Fine tuning of center frequency. Typically 0 Hz. 32-bit signed integer (2's complement representation) expressed as fc_tx * 2 ³² / fclk_tx For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10 th of the processing clock fclk_tx. Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25	Reserved	
frequency (fc_tx) 32-bit signed integer (2's complement representation) expressed as fc_tx * 2 ³² / fclk_tx For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10 th of the processing clock fclk_tx. Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		` '
representation) expressed as f _{c_tx} * 2 ³² / f _{clk_tx} For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10 th of the processing clock f _{clk_tx} . Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		1 ** *
f _{c_tx} * 2 ³² / f _{clk_tx} For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10 th of the processing clock f _{clk_tx} . Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		
For a clean output waveform, we recommend keeping the maximum frequency (center frequency + ½ symbol rate) below 1/10 th of the processing clock f _{clk_tx} . Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25	(Ic_tx)	
frequency (center frequency + ½ symbol rate) below 1/10 th of the processing clock f _{clk_tx} . Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		
rate) below 1/10 th of the processing clock f _{clk_tx} . Note: as the AWGN noise samples are not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		
not frequency translated, noise tests should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		rate) below 1/10 th of the processing
should only be performed while the center frequency translation is smaller than the modulation bandwidth. REG23: LSB REG24 REG25		
than the modulation bandwidth. REG23: LSB REG24 REG25		should only be performed while the
REG24 REG25		1 * *
REG24 REG25		REG23: LSB
		REG24
REG20, WISD		
		KLOZU. MOD


Network Interface		
Parameters	Configuration	
Reserved	REG35 through 40 are reserved for	
	the LAN MAC address. These	
	registers are set at the time of	
	manufacturing.	
IP address	4-byte IPv4 address.	
(when connected	Example : 0x AC 10 01 80	
to Gbit Ethernet	designates address 172.16.1.128	
PHY like	The new address becomes effective	
COM-5102,	immediately (no need to reset the	
COM-5104)	ComBlock).	
	REG41: MSB	
	REG42	
	REG43	
	REG44: LSB	

Monitoring


Status Registers

Monitonina
Monitoring
Expect 0x24 when the
USB PHY IC is SMSC
USB3300
SREG7
Denotes saturation in
the transmit path.
SREG8(0)
ng
Monitoring
Bit 0 = port 1028
(M&C) connected
Bit 1 = port 1024 (data)
connected
1 for connected, 0
otherwise
SREG9(1:0)
Expect 0x22 when the
PHY IC is Micrel
KSZ9021.
SREG10(LSB)
Monitoring
SREG11(LSB)
SREG12
SREG13(MSB)
SREG14(LSB)
SREG15
SREG16(MSB)
<u> </u>

Block Diagram



Clocks generation



The code is written to accept a 10 MHz or a 60 MHz clock as frequency reference. On the target hardware, the 60 MHz clock originates from a USB PHY.

The code includes four clock domains:

- 1) 120 MHz general-purpose processing clock CLK P
- 2) Modulator clock CLK TXG related to the selected chip rate.
- 3) 60 MHz clock dedicated to the USB PHY
- 4) 2.5/25/125 MHz clock dedicated to the Ethernet LAN

A 20-bit NCO running at 300 MHz generates a modulator clock in the range 60 to 120 MHz. The modulator clock frequency is related to the chip rate: $\mathbf{f}_{chip \, rate \, tx} = \mathbf{f}_{clk \, tx} / 2^n$

Limitation and trade-off: Due to the lack of flexible programmable PLL in the Xilinx Spartan-6 family, we use a sub-optimal high-speed NCO which is afflicted by 3.3ns peak-peak jitter. This does not matter at low chip rates

when 3.3ns << chip period, but it creates some aliasing at high chip rates. A low-pass filter is used to clean the output spectrum.

Alternative: substituting the HIGH_SPEED_NCO component with a PLL eliminates the aliasing impairements but limits the symbol rate programmability to steps of 2. The substitute is also called high_speed_nco and is interface compatible.

Reference documents

- [1] Specifications: comblock.com/download/com1519.pdf
- [2] Target platform schematics: comblock.com/download/com_1500schematics.pdf

Configuration Management

The current software revision is 1.

- [a] VHDL source code in directory: com-1519\src\
- [b] Xilinx ISE project file: com-1519\com1519.xise
- [c] .ucf constraint file example when used on the COM-1500 FPGA development platform: com-1519\src\com1519?.ucf, where ? can be A through E depending on the firmware **OPTION**.
- [d] test benches in directory: com-1519\sim\

VHDL development environment

The VHDL software was developed using the following development environment:

- (a) Xilinx ISE 13.4 with XST as VHDL synthesis tool
- (b) Xilinx ISE Isim as VHDL simulation tool

Ready-to-use Hardware

The FPGA configurations (.mcs) are available in folder com-1519/bin for immediate use on the following Comblock hardware module:

 COM-1500 FPGA + ARM + DDR2 SODIMM+ NAND + USB2 development platform

Xilinx-specific code

The VHDL source code was written in generic VHDL with few low-level Xilinx primitives. No Xilinx CORE is used. The Xilinx primitives are:

- IBUFG
- BUFG
- BUFGMUX
- DCM CLKGEN
- DCM SP
- RAMB16_Sx_Sx
- ODDR2
- IDDR2
- IODELAY2

VHDL software hierarchy

om1519 xc6slx45-2fgg484 FREQ_REF_DLL_001 - freqRefDLL - xilinx (C:\Users\Alain\Documents\so PX_TO_P8_CONVERSION_001 - PX_TO_P8_CONVERSION - behavioral (C X_CLK_DOMAINS_NODATALOSS_001 - CROSS_CLK_DOMAINS_NODATA X CLK DOMAINS NODATALOSS 002 - CROSS CLK DOMAINS NODATA AWGN_001 - AWGN - behavior (C:\Users\Alain\Documents\source_VHI <u> </u> VH. GAIN 001 - MULT18X18SIGNED - BEHAVIOR (C:\Users\Alain\Document GAIN 002 - MULT18X18SIGNED - BEHAVIOR (C:\Users\Alain\Document POWER_MEASUREMENT_001 - POWER_MEASUREMENT - behavior (C:\ • POWER_MEASUREMENT_002 - POWER_MEASUREMENT - behavior (C:\ COM4004_OUTPUT_001 - COM4004_MUXED_OUTPUT - BEHAVIOR (C:\ AD9747_DAC_DRIVER2_001 - AD9747_DAC_DRIVER2 - Behavioral (C:\Usi USB20ULPI_001 - USB20ULPI - Behavioral (C:\Users\Alain\Documents\s LAN_001 - COM5401 - Behavioral (C:\Users\Alain\Documents\source_\ IPSTACK_001 - COM5402 - Behavioral (C:\Users\Alain\Documents\sour ELASTIC BUFFER NRAMB 001 - ELASTIC BUFFER NRAMB - behavioral | SIMZOUTFILE_001 - COMSCOPE - behavioral (C:\Users\Alain\Documents\SUMZOUTFILE_001 - SIMZOUTFILE - Behavioral (C:\Users\Alain\Documents\Source_\text{Valian}\Source_\text{Valian}\Sourc

The code is stored with one, and only one, entity per file as shown above.

The root program (highlighted) is COM1519.vhd.

The hierarchical nature of the VHDL code reflects the block diagram above:

- *COM1519* is the root program which includes the modulator *DSSS_MODULATOR.vhd*, the baseband interfaces (USB, TCP-IP, synchronous serial), several D/A converters interfaces, additive white Gaussian noise (*AWGN.vhd*) and ancillary monitoring and control functions (interface with microprocessor).
- The main Direct-Sequence Spread-Spectrum functions are encapsulated within DSSS_MODULATOR.vhd.
- Entity *CODEGEN.vhd* encapsulates all spreading codes.
- The frequency translation is implemented within *DIGITAL_DC2.vhd*. The frequency translation is realized in the form of a complex vector rotation, using sine/cosine lookup tables (*SIGNED_SIN_COS_TBL2.vhd*) and multipliers.
- Spectrum shaping is made by means of two root raised cosine filters *FIRRCOS20.vhd*, one for

- each complex axis. The filter is designed for two samples per symbol.
- The subsequent interpolation is implemented by concatenating half-band FIR filters *FIRHALFBAND3.vhd* and CIC interpolation filters *CIC INTERP4.vhd*.
- The PRBS-11 pseudo-random test pattern is generated within the *LFSR11p.vhd* entity.
- A precise additive white gaussian noise is implemented using the Box-Muller algorithm within the *AWGN.vhd* entity.
- The CROSS_CLK_DOMAINS_NODATALOSS.vhd component is used to guarantee signal integrity (no glitches) when a signal crosses a clock domain.
- POWER_MEASUREMENT.vhd components measure the modulated signal power and the AWGN power for calibrating the SNR.

Device Utilization Summary

Device: Xilinx Spartan-6

OPTION -A (largest)		% (XC6SLX45)
Flip Flops	11887	21%
LUTs	12430	25%
RAMB16BWERs	36	31%
DSP48A1s	11	18%
GCLKs	8	50%
DCMs	3	37%
PLLs	1	25%

OPTION –D (smallest)		% (XC6SLX45)
Flip Flops	8995	16%
LUTs	8492	31%
RAMB16BWERs	21	18%
DSP48A1s	11	18%
GCLKs	8	50%
DCMs	3	37%
PLLs	1	25%

ComBlock Ordering Information

COM-1519SOFT DSSS MODULATOR

ECCN: 5E001.b.4

MSS • 845-N Quince Orchard Boulevard• Gaithersburg, Maryland 20878-1676 • U.S.A.

Telephone: (240) 631-1111 Facsimile: (240) 631-1676 E-mail: sales@comblock.com