

COM-1826 TDRSS SPREAD-SPECTRUM MODEM



Key Features

- TDRSS spread-spectrum modem comprising
 - Demodulator with two input types: GbE LAN/SDDS-formatted input stream or RF input.
 - Modulator with baseband or RF output.
- BPSK and SQPN spread-spectrum modulation
- Convolutional/Viterbi error correction: K=7 Rate ¹/₂
- Programmable 1023- (forward command link) or 2047-chip (return mode 2 link) periodic I and Q Gold codes
- Programmable bit rates from 1 to 150 Kbits/s on each channel. Two independent bit synchronizers to acquire and track each channel bit stream.
- 120-bin parallel code search for fast code acquisition. False code lock prevention.
- Built-in Bit Error Rate measurement for PRBS-11 test sequences.
- Demodulation performances: within 1.5 dB from theory at threshold Eb/No of 2 dB.

- Demodulated bits encapsulated in UDP frames and sent out to the LAN. Support for IGMPv2 multicast addressing.
- Monitoring:
 - Receiver lock, Carrier frequency error, SNR
- ComScope –enabled: key internal signals can be captured in real-time and displayed on host computer.
- 90VAC 264VAC power supply
- Options:
 - 1-3 receivers per 1 RU chassis
 - o Modulator with RF output
 - Demodulator RF input

For the latest data sheet, please refer to the **ComBlock** web site: <u>http://www.comblock.com/download/com1826.pdf</u>. These specifications are subject to change without notice.

For an up-to-date list of **ComBlock** modules, please refer to <u>http://www.comblock.com/product_list.html</u>.

Block Diagram



3-channel receiver

Configuration

This ComBlock assembly comprising several ComBlock modules can be monitored and controlled centrally over a single connection with a host computer. Connection types include built-in types:

- USB
- TCP-IP/LAN

The module configuration is stored in non-volatile memory.

Configuration (Basic)

The easiest way to configure the COM-1826 is to use the **ComBlock Control Center** software supplied with the module on CD. In the **ComBlock Control Center** window detect the ComBlock module(s) by clicking the \checkmark *Detect* button, next click to highlight the COM-1826 module to be configured, next click the Settings button to display the *Settings* window shown below.

ComBlock Control Center	
File Operations Functions Help	
× × 🕈 🐝 🛈 🖄 💷 💷	
COM1826A TDRSS DAS receiver	
COM3504 Dual Analog <-> Digita	al Conversions
COM1826 TDRSS DAS receiver Basic Settings	×
SDDS input & network DSSS Demodulation & FEC decoding	DSSS modulation & FEC encoding Demod output & network
ø	○ UDP rx port 29495
Static IP address: 172 16 1 1	Multicast IP address: 225 0 1
MAC address: 02:42:F1:70:5C:00	input sampling rate: 125000000 Samples/s
SDDS time tag: 0 s	Input frame counter: 0
Restore Default Apply	Ok Advan Cancel

COM1826 TDRSS DAS receiver Basic Settings	×
SDDS input & network DSSS Demodulation & FEC decoding	DSSS modulation & FEC encoding Demod output & network
Demod input selection: Internal loopback Mod->demod $ \smallsetminus $	Chip rate: 3077799.483 Chips/s
I-code: 2422 Octal	Q-code: 3633 Octal
Code mode: Return mode 2 code 🗸 🤟	
I-channel symbol rate: 99999.989 Symbols/s	Q-channel symbol rate: 99999.989 Symbols/s
Input center frequency: 0 Hz	
Spectrum inversion	FEC decoding G2 inversion
Modulation: SQPN single source alternating I/Q bits $ \smallsetminus $	Q-channel 1/2 symbol delayed
Data Format: NRZ-L 🗸	
Restore Default Apply	Ok Advan Cancel

COM1826 TDRSS DAS receiver Basic Settings	×
SDDS input & network DSSS Demodulation & FEC decoding	DSSS modulation & FEC encoding Demod output & network
Enable DSSS modulator	Chip rate: 3077799.483 Chips/s
I-code: 2422 Octal	Q-code: 3633 Octal
Code mode: Return mode 2 code 🗸 🗸	
Ch1 input selection: PRBS11 test sequence \checkmark	Ch2 input selection: Disabled \checkmark
Data Format: NRZ-L 🗸	
I-channel symbol rate: 99999.989 Symbols/s	Q-channel symbol rate: 99999.989 Symbols/s
Output center frequency: 0 Hz	Output amplitude: 30000 0-65535
Spectrum inversion	FEC encoding
Modulation: SQPN single source alternating I/Q bits \smile	Q-channel 1/2 symbol delay
External transmitter gain: 200 [<1024]	TX_ENB
Restore Default Apply	Ok Advan Cancel

COM1826 TDRSS DAS receiver Basic Settings	×
SDDS input & network DSSS Demodulation & FEC decoding	DSSS modulation & FEC encoding Demod output & network
Static IP address: 172 16 1 2	Subnet mask: 255 255 255 0
Gateway address: 172 16 1 3	
Destination IP address: 172 16 1 68	destination port: 1025
Restore Default Apply	Ok Advan Cancel

Configuration (Advanced)

Alternatively, users can access the full set of configuration features by specifying 8-bit control registers as listed below. These control registers can be set manually through the ComBlock Control Center or by software using the ComBlock API (see www.comblock.com/download/M&C_reference.pdf)

All control registers are read/write. Definitions for the <u>Control registers</u> and <u>Status registers</u> are provided below.

Control Registers

The module configuration parameters are stored in volatile (SRT command) or non-volatile memory (SRG command). All control registers are read/write.

Several key parameters are computed on the basis of the 125 MHz internal processing clock f_{clk_p} : frequency translation, chip rate, etc.

Built-in DSSS demodulator			
Parameters	Configuration		
SDDS-	1 = UDP port 29495		
formatted	0 = TCP port 1028		
stream input	REG0(0)		
selection			
Demod input	0 = SDDS / LAN		
selection	2 = A/D converters baseband		
	3 = A/D converters IF undersampling		
	4 = internal modulator loopback		
	REG28(7:5)		
I Code	Linear feedback shift register initialization.		
	As per [1]		
	REG1 LSB		
	REG2(2:0) MSb		
O Code	REG3 LSB		
	REG4(2:0) MSb		
Code mode	0 = forward command link		
	1 = return mode 2 link		
	See SNIP for details		
	REG27(4)		
reserved	REG27(7:5) = "000"		
CIC R	Decimation ratio.		
_	Largest integer less than		
	input sampling rate / 4*chip rate		
	REG2(7:3): lsbs		
	REG4(7:3): msbs		
Chip rate	The nominal chip rate is 3.077799479166		
(fchip rate)	Mchips/s. However, the design is somewhat		
	more flexible. Alternative chip rates can be		
	entered here		
	32-bit integer expressed as		
	fchip rate * 2^{32} / fclk n.		
	The maximum practical chip rate is $f_{elk,p}/2$.		
	Nominal chip rate: 0x064DA741		
	The maximum allowed error between		
	transmitted and received chin rate is +/-		
	100nnm		
	rookbur		
	RFG5 (LSB) - RFG8 (MSB)		
L			

I channel symbo	The I-channel symbol rate can be set
rate	independently of the spreading code period
f _{symbol_} rate	as f _{symbol_rate} * 2 ³² / f _{clk_p}
	Example: "00346DC6" represents 100 Ksymbols/s.
	REG9 (LSB) – REG12 (MSB)
O channel	The O-channel symbol rate can be set
symbol rate	independently of the spreading code period
fsymbol rate	as
-symbol_rate	f _{symbol_rate} * 2 ³² / f _{clk_p}
	REG13 (LSB) – REG16 (MSB)
I channel	Approximate (i.e rounded) ratio of chip
spreading	rate / symbol rate
factor	REG17 (LSB)
(Processing	REG18(4:0) MSb
gain)	
Q channel	Approximate (i.e rounded) ratio of chip
spreading	rate / symbol rate
factor	REG19 (LSB)
(Processing	REG20(4:0) MSb
gain)	
Nominal input	The nominal center frequency is a fixed
center	frequency offset applied to the SDDS input
frequency (f _c)	samples. It is used for fine frequency
	corrections, for example to correct clock
	drifts.
	32-bit signed integer (2's complement
	representation) expressed as
	$\mathbf{f_c} * 2^{32} / \mathbf{f_{clk_p}}$
	In addition to this fixed value, an optional
	time-dependent frequency profile can be
	entered. See frequency profile table.
	REG21 (LSB) – REG24 (MSB)
Reserved	REG25
Spectrum	Invert Q bit
inversion	0 = off
	l = on
	REG26(0)
BPSK / SQPN	0 = BPSK
	1 = SQPN
	REG26(1)
SQPN	0 = different data on I and Q channels
single/double	(including the case when bits of a single
source	input bit stream are sent alternatively to the
	[/Q channels). Independent symbol rates on
	I/Q channels. Uses two FEC decoders.
	= identical data on L and O channels (prior
	to coherent sum). Uses one FEC decoder

	REG26(2)
Alternating I/Q	Alternating bits are sent on the I and Q
bits	channels. The symbol rate must be identical
	on both I and Q channels. Two independent
	FEC decoders are used on the I and Q paths
	respectively.
	Enabled(1)/Disabled(0)
	REG26(7)
¹ / ₂ symbol delay	The Q bits received with a ¹ / ₂ symbol delay
on the Q path	with respect to the I bits.
	Enabled(1)/Disabled(0)
	REG26(6)
Encoding	0 = NRZ-L
	1 = NRZ-M
	2 = NRZ-S
	4 = Biphase-L
	REG26(5:3)
AGC response	Users can to optimize AGC response time
time	while avoiding instabilities (depends on
	external factors such as gain signal filtering
	at the RF front-end and chip rate). The
	AGC_DAC gain control signal is updated as
	follows
	0 = every chip,
	l = every 2 input chips,
	2 = every 4 input chips,
	3 = every 8 input chips, etc
	10 = every 1000 input chips.
	Valid range 0 to 14. $\mathbf{D} = C^{2} \mathbf{P} (4, 0)$
Viterbi decoding	REG28(4:0)
v nerbi decoding	Disable (0) / Enable (1)
Vitanhi dagadan	REG27(1)
G2 parity bit	No (0) / Yes (1)
inversion	REG27(2)
Select BER	0 = I,
tester input	1 = Q
	REG27(3)
L	

Built-in DSSS modulator (when instantiated)			
Parameters	Configuration		
DSSS modulator	0 = disabled		
enable	1 = enabled		
	REG61(7)		
Channel 1	0 = disabled		
modulator input	1 = TCP server at port 1280		
selection	2 = PRBS11 test sequence		
	3 = zeros		
	REG63(5:4)		
Channel 2	0 = disabled		
modulator input	1 = TCP server at port 1281		
selection	2 = PRBS11 test sequence		
	3 = zeros		
	REG65(5:4)		
I Code	Linear feedback shift register		
	initialization.		
	As per [1]		
	REG62 LSB		
	REG63(2:0) MSb		
Q Code	REG64 LSB		
	REG65(2:0) MSb		
Code mode	0 = forward command link (see SNIP)		
	1 = return mode 2 link		
	See SNIP for details		
	REG65(3)		
Chip rate	The nominal chip rate is 3.077799479166		
(fchip rate)	Mchips/s. However, the design is		
	somewhat more flexible. Alternative chip		
	rates can be entered here		
	32-bit integer expressed as		
	fchip rate * 2^{32} / \mathbf{f}_{clk_p} .		
	The maximum practical chip rate is		
	$\mathbf{f}_{\mathbf{clk_p}}/2.$		
	Nominal chip rate: 0x064DA730		
	REG66 (LSB) – REG69 (MSB)		
I channel	The I-channel symbol rate can be set		
symbol rate	independently of the spreading code		
f _{symbol_rate}	period as		
	$\mathbf{f}_{symbol_rate} * 2^{32} / \mathbf{f}_{clk_p}$		
	Example: 0x0346DC5 represents 100		
	Ksymbols/s.		
	$\mathbf{D} = \mathbf{C} 70 (\mathbf{L} \mathbf{S} \mathbf{D}) - \mathbf{D} = \mathbf{C} 72 (\mathbf{M} \mathbf{S} \mathbf{D})$		
	REG/0 (LSB) – REG/3 (MSB)		
Q channel symbol	in devendenties of the surge diverse de		
rate	independently of the spreading code		
symbol_rate	period as x^{32}/c		
	Isymbol_rate * 2** / Iclk_p		
	$\mathbf{D} = \mathbf{C74}(\mathbf{I} \times \mathbf{D}) - \mathbf{D} = \mathbf{C77}(\mathbf{M} \times \mathbf{D})$		
	$\mu EO / 4(ESD) = \kappa EO / / (MSB)$		

Modulated signal	16-bit amplitude scaling factor for the
amplitude	modulated signal.
	The maximum level should be adjusted to
	prevent saturation. Saturation can easily be
	checked by visualizing the input signal
	using ComScope.
	PEC30 - ISB
	REO29 = LSD REC20 = MSD
	$\frac{1}{10000} = \frac{1}{10000000000000000000000000000000000$
Output center	Fixed frequency offset applied to the
frequency (f_c)	output samples.
	32-bit signed integer (2's complement
	representation) expressed as
	$f_{c} * 2^{32} / f_{clk_p}$
	REG81 (LSB) – REG78 (MSB)
Spectrum	Invert Q bit
inversion	0 = off
	1 = on
	REG61(0)
BPSK / SOPN	0 = BPSK
	1 = SOPN
	REG61(1)
SODN	$\Omega = \text{different data on L and } \Omega$ abannals
single/double	0 – different data on I and Q channels
source	(including the case when bits of a single
	input bit stream are sent alternatively to the
	I/Q channels). Independent symbol rates on
	I/Q channels. Uses two FEC encoders.
	I = Identical data on I and Q channels.
	Uses one FEC encoder
Alternating I/Q	When enabled, the input data stream is
DIIS	demultiplexed into the I and Q paths. The
	symbol rate must be identical on both I and
	Q channels. Two independent FEC
	encoders are used on the I and Q paths
	respectively.
	Enabled(1)/Disabled(0)
	REG60(7)
1⁄2 symbol delay	A ¹ / ₂ symbol delay can be added to the Q
on the Q path	modulator path
	Enabled(1)/Disabled(0)
	REG60(6)
Data format	Data format conversion from the NRZ-L
converter	input to NRZ-L/M/S format prior to the
	FEC encoder.
	0 = NRZ-I to NRZ-I
	$1 = NR Z_{-L} \text{ to } NR Z_{-M}$
	$p = \frac{1}{10} \frac{1}{1$
	L = INKL-L IO INKL-S $DEC(61(5,2))$
Complexit 1	KEUU1(3:3)
Convolutional	Disable (0) / Enable (1)
FEC encoding	REG61(6)

1		
Additive White Gaussian Noise	16-	bit amplitude scaling factor for additive
oain	wni	të Gaussian noise.
gann	Bec plea this che usir	ause of the potential for saturation, ase <u>check for saturation</u> when changing parameter. Saturation can easily be cked by visualizing the input signal ng ComScope.
	RE	G31 = ISB
	RE	G32 = MSB
External	Wh	en using an external transceiver such as
transmitter gain	the	COM-350x family, the transmitter gain
control	can	be controlled through the
	hτx	GAIN CNTRL1 analog output signal.
	Rar	$p_{\rm e} = 0 - 3.3 V.$
	RE	G59 LSB REG60(3.0) MSb
TY END	TI	
IA_EINB	Ine	trals the DE trace
control	con	trois the RF transmit circuit.
	0 =	off
	1 =	on
	RE	G60(4)
Network Inter	face	300(1)
Paramatars	lace	Configuration
MAC addresses I	SB	In order to ensure the uniqueness of
WIAC addresses I	200	MAC addresses users can define hits
		WAC addresses, users can define bits
		/:1 through REG236($/:1$).
		The MAC addresses upper bits are
		automatically fied to the nearly unique
		FPGA DNA_ID. MAC address bit 0 is
		either 0 (LAN1) or 1 (LAN2).
		REG236(7:1).
IP1 multicast add	lress	4-byte IPv4 address used for SDDS
(LAN xB connec	tor	input stream.
on backpaner)		Example : 0x E1 00 00 01 designates address 225 0 0 1
		Use $0.0.0$ to signify that multicasting
		is not supported
		REG33 (MSB) - REG36 (LSB)
IP1 static address	5	4-byte IPv4 address used for SDDS
(LAN xB connec	tor	input stream
on backpanel)		Example : 0x AC 10 01 80 designates
		address 172 16 1 128
		The new address becomes effective
		immediately (no need to reset the
		ComBlock)
		$\mathbf{D} = \mathbf{C} \mathbf{C} \mathbf{T} \mathbf{C} \mathbf{C} \mathbf{C} \mathbf{C} \mathbf{C} \mathbf{C} \mathbf{C} C$
IP2 address (I AN	JνΔ	A byte IBy 4 address used for receiver
connector on		autput modulator inputs and
backpanel)		monitoring and control
		Example : $0x AC = 10.01.80$ designates
		address 172 16 1 128
		The new address becomes officiations
		immediately (no need to reset the
		ComBlock)
		$\frac{1}{2} \sum_{i=1}^{n} \frac{1}{2} \sum_{i=1}^{n} \frac{1}$
Destination ID		A byte IDy/ address
address		H-Uyic IF V4 audiess Destination ID address for LIDD from
		Destination IP address for UDP frames

	with decoded data.
	Example : 0x AC 10 01 80 designates
	address 172.16.1.128
	The new address becomes effective
	immediately (no need to reset the
	ComBlock).
	REG45 (MSB) – REG48(LSB)
Destination ports	I-channel data is routed to this user-defined port number:
	REG49(LSB) – REG50(MSB)
	Q-channel data is routed to the incremented port number.
Subnet mask	REG51 (MSB) – REG54(LSB)
Gateway IP address	REG55 (MSB) – REG58(LSB)

(Re-)Writing to the last control register REG81 is recommended after a configuration change to enact the change.

Status Registers

Parameters	Monitoring
Hardware self-	At power-up, the hardware platform
check	performs a quick self check. The result is
	stored in status registers SREG0-9
	Properly operating hardware will result in
	the following sequence being displayed:
	SREG0-SREG9 = 01 F1 1D xx 1F 93 10
	22 22 03
TCXO reference	1 = detected
clock presence	0 = missing
	SREG9(0)
125 MHz internal	Indirectly confirms the presence of the
clock PLL lock	frequency reference (
	TCXO for firmware options $-A/C$,
	external 10 MHz for firmware
	options –B/D)
	1 = locked
	0 = unlocked
	SREG9(1)
Input sampling rate	The sampling rate, as read from the SDDS
	input stream.
	Format:
	sampling rate/fclk *2^32
	SREG10 = bit 7-0 (LSB)
	SPEG11 = hit 15 - 8
	SKEGII – bit $13 - 8$
	SREG12 = bit 23 - 16
	SREG13(3:0) = bit 27 - 24 (MSB)
l'ime tag	Last valid timetag read from the SDDS
	input header. Expressed in 250ps units.
	SREG14 (LSB) – SREG21(MSB)
Input frame counter	Cumulative SDDS frame counter. Each
	frame contains 1024 bytes = 256 complex
	samples.
	SREG22 (LSB) – SREG25(MSB)
Missing input frame	Cumulative number of missing SDDS
counter	frames. Should be zero.
	SREG26 (LSB) – SREG27(MSB)
LAN1 MAC bad	SPEC29 (LSP) SPEC20(MSP)
CRC counter	SKE028 (LSD) - SKE029 (MSD)
MAC address	Unique 48-bit hardware address (802.3). In
	the form SREG30:SREG31:SREG32:
	:SREG35
Demodulator	SREG36(0)
carrier lock status	0 = unlocked or no input
	1 = locked
Code lock status	SREG36(1)
	0 = unlocked or no input
	1 = locked (1 s hysteresis)
Viterbi decoder1	SREG36(2)
synchronized	0 = not synchronized or no input
	1 = synchronized
	• •

Viterbi decoder2	SREG36(3)						
synchronized	0 = not synchronized or no input						
	1 = synchronized						
Signal presence	SREG36(4)						
	0 = no carrier detected in FFT						
	1 = carrier detected in FFT						
Decoder1 built-in	The Viterbi decoder computes the BER on						
BER	the received (encoded) data stream						
	irrespective of the transmitted bit stream.						
	Encoded stream bit errors detected over a 1000-bit measurement window.						
	1000-bit measurement window. SREG37 LSB						
	SREG37 LSB SREG38 MSB						
	SREG38 MSB						
Decoder2 built-in	The Viterbi decoder computes the BER on						
BER	the received (encoded) data stream						
	irrespective of the transmitted bit stream.						
	Encoded stream bit errors detected over a						
	1000-bit measurement window.						
	SREG39 LSB						
	SREG40 MSB						
Nominal center	Expected center frequency: sum of the						
Irequency	fixed center frequency and the dynamic						
	$\frac{1111}{1111} \frac{11111}{1111} \frac{11111}{1111} \frac{11111}{1111} \frac{11111}{11111} \frac{111111}{11111} \frac{111111}{111111} \frac{111111}{1111111} \frac{111111}{1111111111$						
Corrier frequency	Basidual fraguency offact with respect to						
offset1	the nominal carrier frequency (i.e. after						
onsen	frequency profile correction) Part 1/2						
	32-bit signed integer expressed as						
	32-bit signed integer expressed as feerror $* 2^{32} / f_{m-2}$						
	SREG45 (LSB) – $SREG48$ (MSB)						
Carrier frequency	Residual frequency offset with respect to						
offset2	the nominal carrier frequency (i.e. after						
	frequency profile correction). Part $2/2$.						
	32-bit signed integer expressed as						
	fcerror * * 2^{31} / $f_{chip rate}$						
	SREG49 (LSB) – SREG52 (MSB)						
Despread signal	Average signal power after despreading.						
power S	Compute the signal to noise ratio after						
	despreading as S/N. The absolute value is						
	meaningless because of multiple agcs.						
	SREG53 (LSB) – SREG54 (MSB)						
Noise power N	Average noise power. Used to compute the						
	SNR after despreading. The absolute value						
	is meaningless because of multiple ages.						
CND	SKEG55 (LSB) – SKEG56 (MSB)						
SINK	$2^{(S+N)/N}$ ratio,						
	valid only during code lock.						
	Linear (not in dBS) Fixed point format 14.2						
	FIXED POINT FORMAT 14.2						
	PKEU2 / (L2R) - 2KEU28 (M2R)						

Bit error rate	Monitors the BER (number of bit errors on the I- or Q-channel at the demodulator output, counted over 80,000 received bits) when the modulator is sending a PRBS-11 test sequence.
	Note: because the demodulator inherent phase ambiguity, a zero BER can be displayed as 0 or 80000 (x13880)
	SREG59: LSB SREG60: MSB
BER tester synchronized	SREG36(5): 1 when the BER tester is synchronized with the received PRBS-11 test sequence.
Built-in modulator S	NR calibration
Parameters	Monitoring
Measured modulated	SREG61(LSB)
signal power	SREG62 SREG63(MSB)
Measured AWGN	SREG64(LSB)
power (Noise	SREG65
bandwidth is 6.25 MHz)	SREG66(MSB)
FPGA configuration	options
Parameters	Monitoring
MODULATOR_EN	Indicates whether the modulator is instantiated (1) or not (0) in the current active FPGA configuration. SREG67(0)
ADCs_EN	Demodulator ADC interface instantiated (1) or not (0) SREG67(1)
DACs_EN	Modulator DAC interface instantiated (1) or not (0) SREG67(2)
AWGN_EN	Additive white Gaussian noise instantiated (1) or not (0) SREG67(3)
DEMODULATOR_EN	Indicates whether the demodulator is instantiated (1) or not (0) in the current active FPGA configuration. SREG67(4)

Multi-byte status variables are latched upon (re-)reading SREG7.

ComScope Monitoring

Key internal signals can be captured in real-time and displayed on a host computer using the ComScope feature of the ComBlock Control

Center. Click on the button to start, then select the signal traces and trigger are defined as follows:

Trace 1 signals	Format	Nominal	Buffer	
		sampling	length	
		rate	(samples)	
1: Input signal I-	8-bit signed	Input sampling	512	
channel		rate		
2: Demodulated Q-	8-bit signed	1 sample /	512	
3. Parallel correlator	8 hit	1 sample/code	512	
output	unsigned	epoch	512	
4: 2(S+N)/N after	8-bit	f _{clk}	512	
despreading. Valid only if code is locked.	unsigned			
Linear (i.e. not in dBs)				
Trace 2 signals	Format	Nominal	Buffer	
		sampling	length	
		rate	(samples)	
1: Input signal Q- channel	8-bit signed	Input sampling rate	512	
2. Code replica	8-bit signed	2 samples/chip	512	
Compare with	o on signed	2 sumpres, emp	512	
Spread input signais	0.1.4.1	1	510	
3: Demodulated I- channel	8-bit signed	symbol	512	
4: Averaged signal	8-bit signed	f elk	512	
power (valid only				
during code tracking)				
Trace 3 signals	Format	Nominal	Buffer	
8		samnling	lenoth	
		rate	(samples)	
1. Code tracking phase	8 hit signed	2 complex /	512	
correction	8-on signed	2 samples /	512	
(accumulated)		symbol		
2. Carrier fine tracking	8-bit signed	£	512	
phase	o-on signed	L CIK	512	
2. I. Szenhal teastring	0.1.4.1	1	510	
base (accumulated)	8-bit signed	1 sample /	512	
		symbol		
4: Averaged noise	8-bit signed	f _{elk}	512	
power (valid only				
during code tracking)				
I rigger Signal	rormat	-		
1: Start of code	Binary			
replica		4		
2. Code Lock	Binary			

Signals sampling rates can be changed under software control by adjusting the decimation factor and/or selecting the f_{elk} processing clock as real-time sampling clock.

In particular, selecting the f_{elk} processing clock as real-time sampling clock allows one to have the same time-scale for all signals.

The ComScope user manual is available at www.comblock.com/download/comscope.pdf.



ComScope example, showing code lock with aligned: received spread signal (green) vs code replica (red)



ComScope example: showing demodulated Ichannel

Digital Test Points

The digital test points below are only available when no ADCs/DACs are installed.



Test PointDefinition

A1	UDP/TCP input data activity.
	SDDS receive data valid flag from UDP or TCP.
	(8ns per input byte)
A2	SDDS input buffer underflow condition. '1'
	when the sender is not fast enough.
A3	Recovered carrier/center frequency (coarse)
A4	Carrier lock
A5	Code lock
A6	Signal present
A7	Recovered chip clock
A8	Recovered I-channel symbol clock
A9	I-code start
A10	I-code replica
A11	I-channel before despreading (compare with
	code replica)
A12	Demodulated bit (I)
A13	Demodulated bit (Q)
A14	BER tester synchronized (I or Q depending on
	REG27(3))
A15	Byte error detected by BER tester (I
	or Q depending on REG27(3))
A16	Viterbi decoder (I) synchronized (pulse every 1K
	bits)
A17	Viterbi decoder (Q) synchronized (pulse every
	1K bits)
A19	Periodic pulses every 2047 bits when receiving a
	PRBS-11 test sequence

Operation

Monitoring & Control

M&C is possible over USB and LAN/TCP.

A pre-requisite for using USB is the prior installation of the ComBlock USB driver.

Monitoring and control is through the USB and LAN xA connectors on the back panel.



At manufacturing, the default M&C LAN address is 172.16.1.2. It can be subsequently changed via USB or LAN/TCP.

The LAN xA connector is also shared with TCP connections for modulator inputs and dynamic profiles inputs.

SDDS input stream

The LAN xB connectors on the back panel are reserved for SDDS-formatted input streams.



The input stream can be received on UDP port 29495 or TCP-IP port 1028. Control register REG0(0) selects UDP versus TCP.

The static IP address is defined in control registers REG37-40.

Note: It is important to ensure that the data source is fast enough to send 200 Mbits/s of UDP or TCP data with latency less than 2.5ms (the receiver input elastic buffer depth). When in doubt, please check the test point A2 with an oscilloscope.

The input sampling rate is read from the SDDS preamble. The receiver design was verified at an input sampling rate of 6.25 MSamples/s, but the design should work similarly at other sampling rates.

The 64-bit receiver time is read from each SDDS frame preamble. It is used to time-tag the output frames containing the demodulated bits.

External frequency reference

A 10 MHz external frequency reference is required for proper operation. The electrical characteristics are as follows:

Sinewave, clipped sinewave or squarewave. AC-coupled.

Minimum level: 2Vpp. Maximum level: 5Vpp.



When the SDDS input stream is transmitted as UDP, it is essential that the same 10 MHz be used at both ends of the UDP link, otherwise buffer underflow or overflow conditions may occur.

When the SDDS input stream is transmitted as TCP, the 10 MHz frequency stability requirements are not as stringent as the TCP protocol informs the data source of flow-control conditions at the data sink. In this case, the data source is responsible for timing adjustments in the data throughput.

Modulator input stream

The modulator has two independent external inputs for the I and Q channels. Inputs are through the LAN xA connectors on the back panel.

Two TCP servers await connections from remote TCP clients on ports 1280 and 1281 for the I and Q channels respectively.

The TCP clients must send input data as fast as allowed by the TCP flow control in order to prevent an underflow condition at the modulator.

Spreading codes

The demodulator is designed to acquire two types of Gold codes:

- All forward command link codes (1023chip Gold codes)
- All return mode 2 link codes (2047-chip Gold codes)

The Gold codes selection is performed by entering 10 or 11-bit initialization vectors for the linear feedback shift registers. Appendix A of document 451-PN CODE-SNIP lists these initialization vectors as 'I-code' and 'Q-code".

For example, NASA return mode 2 link code 40 is selected by entering 22250 (octal) and 13370 in the appropriate control registers.

Symbol Rate

The demodulation symbol rates on the I and Q channels are independent of the chip rate and code period. The demodulator includes two autonomous symbol tracking loops, separate from the code tracking loop.

However, the full spread-spectrum processing gain can only be achieved if the symbol period is less than the 2047-chip code period.

Frequency Tracking

The DSSS demodulator is capable of acquiring signals with a maximum center frequency error of +/- 5 KHz remaining after fixed and dynamic (frequency profile table) compensation.

Two features assist the demodulator in extending this natural frequency acquisition range:

1. a fixed user-defined frequency offset, entered through the GUI, is applied to the received signal. 2. a frequency profile table can be sent to the receiver. It consists of a start time followed by 32-bit frequency offset samples read at 1 second intervals. To prevent sudden frequency jumps, the table entries are interpolated linearly.

Once the demodulator has confirmed carrier and code lock, the above frequency offsets are frozen. Once locked, the carrier tracking loops tracks the carrier phase over a very wide frequency range.

Frequency profile table

Users can declare the expected Doppler variation with time in the form of a frequency profile table. The Doppler is used to correct the demodulator expected center frequency. It is also used to correct the demodulator expected chip rate, after scaling the frequency by the 3.0777995 Mchips/s / 2.2875 GHz frequency ratio.

The table is entered in one TCP session whereby the user (TCP client) opens a TCP connection to port 1024 and writes the entire frequency table. The table consists of a 64-bit start time (same reference as the SDDS time tag, i.e. 250ps units) followed by up to 4096 32-bit frequency samples. Each sample represents a nominal center frequency expressed in units of 125 MHz / 2^{32} (about 29 mHz steps), sampled at 1s intervals.

The byte order is MSB first.

The frequency table is read (played-back) every second starting at the specified SDDS start time. The receiver interpolates linearly 64x between successive 1s samples so as to minimize discontinuities. This ensures phase and frequency continuity. This frequency bias is removed from the SDDS input samples for the playback duration, irrespective of the demodulator lock status.

Table playback is mutually exclusive with table upload. Opening a new TCP session to upload a new table will immediately stop any playback in progress.

Because the table is quite small (131Kbits max), the TCP upload time (2-5ms) is insignificant relative to the playback duration.

A utility is included in the ComBlock Control Center to upload a binary frequency profile table:

ile Operations	Functions Help
🗴 💊 🛷 💰	Send File
	Receive File
COM1826	Pattern Generator Ctrl+P
	Data Acquisition / Logic Analyzer Ctrl+L
[Send File Function
	Send File Function Send File Function \$3 File to be sent to ComBlock Alain\Desktop\doppler_profile.bin Send Cancel

Code Tracking Loop

The code tracking loop is a coherent delay lock loop (DLL) of the 1^{st} order.

Code Acquisition

120 parallel detectors search for code aligment during the code acquisition phase. During the subsequent code tracking phase, 3 detectors track the early/center/late code while the other 117 detectors scan for false lock. The detectors are staggered $\frac{1}{2}$ chip apart.

Detection is performed in two steps: first a coherent detector averages the despread signal over $\frac{1}{2}$ a symbol period. The result is squared and further averaged over 100 symbols.

The received chip rate must be within +/- 4ppm of the nominal 3.077799479166 Mchips/s value.

Demodulated data output

Demodulated data is encapsulated within variablelength UDP frames and send to the specified destination IP/Port. The output format is as follows:

- fixed-length preamble consisting of (in the order of transmission)

- 2-byte length of payload data (excluding preamble). In the range 1 to 1024 bytes.

- 2-byte frame counter, modulo 2¹⁶
- 4-byte currently undefined

- 8-byte timestamp (last timestamp read from the SDDS input frames, latched at the first demodulated byte in the transmit frame).

The output frames are sent when one of two trigger conditions is met:

- at least 1024 demodulated data bytes are waiting in the transmit queue, or

- at least 0.5second has elapsed since the last output frame and at least one demodulated data byte is waiting in the transmit queue.

The payload data size is thus variable in the range 1 through 1024 bytes.

Bytes are packed MSb first. Only full bytes are transmitted (no partially filled bytes).

Modulator

The built-in modulator includes the FEC encoding and DSSS baseband modulation functions. The modulator output can be directed to the internal demodulator when the loopback control is enabled.

Depending on the ordering option, the modulator output can also be directed to analog baseband or RF.

Load Software Updates

From time to time, ComBlock software updates are released.

To manually update the software, highlight the ComBlock and click on the Swiss army knife button.



The receiver can store multiple personalities. The list of personalities stored within the ComBlock Flash memory will be shown upon clicking on the Swiss army knife button.

ComBlock Control Center							
File Operations Functions Help							
* 🔌 🗗 🎸 🕕 🔤 🖴							
COM5003 TCP-IP / USB GATEWAY							
-COM800	COM500	3 TCP-IP / I	JSB GAT	EWAY			×
-COM1	-Personalit Index	ies Personality	Option	Default	Authorized	Boot Protection	Address
	1	1400	В		Yes	Yes	0
	2	5003	в		Yes	No	262144
□-CON	3	5003	в	D	Yes	No	524288
	4		в		Yes	No	0
-C(5		в		Yes	No	0
	6		В		Yes	No	0
–C(В		res	NO	U
	Add/Remo	ve/Modify Per	sonality-				
	Index	Personality	Option	Password			
	3 💌	5003	В] Set Def	ault Add	/Modify
				Clo	se	-	
							/
<u><</u>		1	11				<u>></u>
172.16.1.128							

The default personality loaded at power up or after a reboot is identified by a 'D' in the Default column. Any unprotected personality can be updated while the Default personality is running. Select the personality index and click on the "Add/Modify" button.



The software configuration files are named with the .bit extension. The bit file can be downloaded via the Internet, from the ComBlock CD or any other local file.

The option and revision for the software currently running within the FPGA are listed at the bottom of the advanced settings window.

The available firmware options are:

-A COM-5102/1826/3504 assembly, internal VCTCXO frequency reference.

-B COM-5102/1826/3504 assembly, external 10 MHz frequency reference.

-C COM-30xx/1826/4009 assembly, internal VCTCXO frequency reference.

-D COM-30xx/1826/4009 assembly, external 10 MHz frequency reference.

Recovery

This module is protected against corruption by an invalid FPGA configuration file (during firmware upgrade for example) or an invalid user configuration. To recover from such occurrence, connect a jumper in J3 and during power-up. This prevents the FPGA configuration and restore USB communication [LAN communication is restored only if the IP address is known/defined for the personality index selected as default]. Once this is done, the user can safely re-load a valid FPGA configuration file into flash memory using the ComBlock Control Center.

UDP Reset

Port 1029 is open as a UDP receive-only port. This port serves a single purpose: being able to reset the modem (and therefore the TCP-IP connection) gracefully. This feature is intended to remedy a common practical problem: it is a common occurrence for one side of a TCP-IP connection to end abnormally without the other side knowing that the connection is broken (for example when a client 'crashes'). In this case, new connections cannot be established without first closing the previous ones. The problem is particularly acute when the COM-1826 is at a remote location.

The command "@001RST<CR><LF>" sent as a UDP packet to this port will reset all TCP-IP connections within the COM-1826.

TCP-IP connections can also be cleared remotely from the ComBlock Control Center as illustrated below:

	ComBlock Control Center				
File	Operations Functions Help				
15	Communication Setup Ctrl+S				
<u> </u>	Detect ComBlocks Ctrl+D				
	Settings Ctrl+E				
	Personalities Ctrl+M				
	Status Registers Ctrl+R				
	TCP Reset TCP/IP Connection.				
	Reset TCP/IP Connection				
Enter the IP-address of the ComBlock that you would like to reset: 172 16 1 130					
	Ok				

Troubleshooting Checklist

Receiver is not responsive after power up:

- The device typically takes up to 30 seconds to boot up after power up.
- If still not responsive after 30 seconds, recycle the power. Wait at least 15 seconds after power off to turn the power on again.

Receiver does not communicate with the ComBlock Control Center:

• Make sure an external 10 MHz frequency reference is present prior to powering up the receiver. This applies only when the –B firmware option (external 10 MHz frequency reference) is selected by default.

Demodulator can't achieve lock even at high signalto-noise ratios:

• Make sure the modulator baseband I/Q signals do not saturate, as such saturation would strongly distort the modulation phase information. (this is a phase demodulator!)

Demodulator can demodulate BPSK but not QPSK:

• A spectrum inversion may have occurred in the RF transmission chain. If so, invert the spectrum inversion flag at the demodulator.

Configuration Management

This specification is to be used in conjunction with VHDL software revision 0 and ComBlock control center revision 3.10g and above.

It is possible to read back the option and version of the FPGA configuration currently active. Using the ComBlock Control Center, highlight the COM-1826 module, then go to the advanced settings. The option and version are listed at the bottom of the configuration panel.

Resource	Estimation	Available	Utilization
LUT	52728	63400	83.17
LUTRAM	90	19000	0.47
FF	60291	126800	47.55
BRAM	54.50	135	40.37
DSP	59	240	24.58
ю	89	285	31.23
BUFG	7	32	21.88
MMCM	1	6	16.67
PLL	1	6	16.67

FPGA utilization

(shown for Artix7-100T)

Reference Documents

[1] Space Network Interoperable PN Code Libraries 451-PN CODE-SNIP

ComBlock Ordering Information

COM-1826 TDRSS Spread-Spectrum modem

Options:

- 1,2 or 3 baseband receivers per 1RU chassis
- RF modulator output
- TCP-IP modulator input

ECCN: 5A001.b.3

MSS • 845 Quince Orchard Boulevard Ste N• Gaithersburg, Maryland 20878-1676 • U.S.A. Telephone: (240) 631-1111 E-mail: sales@comblock.com