

COM-1927 L/S-band continuous-mode CPM transceiver

Key Features

- L/S-band modem to send and receive continuous streams over wireless, satellite or cable
- CPM modulation: FSK,MSK,GFSK,GMSK,PCM/FM,SOQPSK-MIL,SOQPSK-TG. Programmable symbol rate, up to 39.5 MSymbols/s
- Nominal frequency of operation: 950 2175
 MHz for direct connection to external LNB or
 BUC. Customization to other frequency bands
 within 400MHz 3GHz is possible.
- Convolutional or Turbo code error correction.
- Built-in TCP server with gigabit Ethernet LAN port
- Supply voltage: 18 36VDC with reverse voltage and surge protection. (5.6V min when not supplying external LNB)
- Frequency reference: internal TCXO or input for an external, higher-stability 10 MHz frequency reference.
- Built-in tools: PRBS-11 pseudo-random test sequence, BER tester, AWGN generator, internal loopback mode.
- Monitoring:
 - Carrier frequency error
 - o SNR
 - o BER
- ComScope –enabled: key internal signals can be captured in real-time and displayed on host computer.





For the latest data sheet, please refer to the **ComBlock** web site: http://www.comblock.com/download/com1927.pdf. These specifications are subject to change without notice.

For an up-to-date list of **ComBlock** modules, please refer to http://www.comblock.com/product_list.html.




Functional Block Diagram





Modulator block diagram




Coherent demodulator block diagram


Configuration (Basic)


The easiest way to configure the COM-1927 is to use the **ComBlock Control Center** software supplied with the module on CD. Please follow the few simple steps described in the user manual "ccchelp.pdf" document to install the ComBlock Control Center software "ComBlock Control Center windows rev.exe"


Connect the LAN cable between PC and transceiver RJ45 connector labeled "M&C LAN". Turn the transceiver power supply on and wait approximately 5-10 seconds. In the **ComBlock Control Center** window, click on the left-most button and select LAN as primary communication media. The default IP address is 172.16.1.128.

In the **ComBlock Control Center** window detect the ComBlock module(s) by clicking the *Detect* button, next click to highlight the COM-1927 module to be configured, next click the *Settings* button to display the *Settings* window shown below.









Configuration (Advanced)

Alternatively, users can access the full set of configuration features by specifying 8-bit control registers as listed below. These control registers can be set manually through the ComBlock Control Center "Advanced" configuration or by software using the ComBlock API (see www.comblock.com/download/M&C_reference.pdf)

All control registers are read/write. Definitions for the Control registers and Status registers are provided below.

Control Registers

The module configuration parameters are stored in volatile (SRT command) or non-volatile memory (SRG command). The stored configuration is automatically loaded up at power up. All control registers are read/write.

Note: several multi-byte fields like the IP addresses are enacted upon (re-)writing to the last control register (REG126)

ADC sampling rate $\mathbf{f}_{clk \ adc} = 160 \text{ MHz}$

RF	Configuration
Stored frequency	Preselected transmitter or receiver frequency \mathbf{f}_0 . (one of eight stored frequencies)
$\mathbf{f_0}$	Valid range 925 MHz – 2.175 GHz, expressed in Hz.
	REG0: bit 7:0 (LSB)
	REG1: bit 15:8
	REG2: bit 23:16
	REG3: bit 31:24 (MSB)
Receiver frequency selection	Use to switch the receiver center frequency among preselected values.
	Range 0 through 7
	REG6(2:0)
Transmitter frequency selection	Use to switch the transmitter center frequency among preselected values.
	Range 0 through 7
	The rx/tx frequencies change is enacted upon writing to REG6.
	REG6(6:4)
Stored frequency	Seven additional preselected frequencies
$\mathbf{f}_{\mathbf{x}}$	x = 1 through 7
	Same format as $\mathbf{f_0}$.
	REG(3+4*x): bits 7:0 (LSB)
	REG(4+4*x): bits 15:8
	REG(5+4*x): bits 23:16
	REG(6+4*x): bits 31:24 (MSB)
Receiver RF Gain	Initial RF gain (before the RF AGC takes over). 12-bit.
	0 for the minimum gain, 4095 for the maximum gain.
	The receiver RF gain change is enacted upon writing to REG5.
	REG4: bits 7:0 (LSB)
	REG5(3:0): bits 11:8
Receiver IF Gain	Initial IF gain (before the IF AGC takes over). 12-bit.
	0 for the minimum gain, 4095 for the maximum gain.
	The receiver IF gain change is enacted upon writing to REG36.
	REG35: bits 7:0 (LSB)
	REG36(3:0): bits 11:8
Receiver LNA Gain	LNA gain 10-bit.
	0 for the minimum gain, 1023 for the maximum gain.
	The receiver IF gain change is enacted upon writing to REG41.
	REG40: bits 7:0 (LSB)
	REG41(3:0): bits 11:8
Transmitter ALC target	The transmit gain is automatically adjusted so that the measured tx power equals this field.
	The transmitter gain change is enacted upon writing to REG38.
	REG37: bits 7:0 (LSB)
	REG38(3:0): bits 11:8
Receiver LNA AGC loop	0 = open loop. LNA path gain is fixed by control registers.
-	1 = AGC on. Gain is adjusted on the basis of the RSSI measurement.
	REG39(0)
Receiver RF AGC loop	0 = open loop. RF path gain is fixed by control registers.
•	1 = AGC on. Out-of-range conditions are detected at the RF mixer and IF power detector.
	REG39(1)

I = AGC on. Out-of-range conditions are detected at the IF power detector. REG39(3):2.2.2.39(3:2.2.3) Transmitter ON		
1 = AGC on. Out-of-range conditions are detected at the IF power detector. REG39(3):32 0 = off 1 = on REG39(6)	Receiver IFAGC loop	0 = open loop. IF1 path gain is fixed by control registers.
Transmitter ON O = off		
I = on REG39(6)		
REG39(6) The transceiver is capable of supplying up to 500mA at 13VDC or 18VDC to an external LNB. This supply voltage is multiplexed with the RF input signal onto the "RF Rx" input. 0 = 1.NB supply off 1 = LNB supply off 1 = LNB supply on Warning: Enabling the LNB supply may cause damage to test equipment unless a DC block is used. REG43(0) 0 = 13V 1 = 18V Rt.G43(1) REG43(0) REG43(1) REG43(1) REG43(1) REG43(1) REG44(1): enable(1)/disable(0) CLK_RF OUT (special connector on front-panel) REG46(1): enable(1)/disable(0) CLK_LNB (multiplexed with received signal) REG46(2): enable(1)/disable(0) CLK_LNB (multiplexed modulated transmit signal + 10 MHz) REG46(2): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(3): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(3): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(3): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(1): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(1): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(1): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(1): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(1): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(1): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(1): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(1): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(1): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(1): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(1): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) REG46(1): enable(1)/disable(0) CLK_TX (Transmitter ON	0 = off
The transceiver is capable of supplying up to 500mA at 13VDC or 18VDC to an external LNB. This supply voltage is multiplexed with the RF input signal onto the "RF Rx" input. 0 = LNB supply off 1 = LNB supply on Warning: Enabling the LNB supply may cause damage to test equipment unless a DC block is used. REG43(1) LNB power selection 0 = 13V 1 = 18V REG43(1) General Parameters Configuration 10 MHz output generated from 10 MHz input (-B firmware option) or 19.2 MHz TCXO (-A firmware option) REG46(1): enable(1)/disable(0) CLK. LNB (multiplexed with received signal) REG46(2): enable(1)/disable(0) CLK. LNB (multiplexed with received signal) REG46(3): enable(1)/disable(0) CLK. TX (multiplexed modulated transmit signal + 10 MHz) Configuration 0 = bypassed 1 = FEC encoding enabled REG47(0) 0 = bypassed 1 = FEC decoding enabled REG47(1) Preferred sizes: 14, 63, 250 Bytes Maximum 254 Bytes. Turbo code encoder rate 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3) in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14** 63 = SEG98(6-0) (MSB) Preferred sizes: 14, 63, 250 Bytes Maximum 254 Bytes. Turbo code decoder Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14** 87** 3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6-0) (MSB) Preferred sizes: 14, 63, 250 Bytes Maximum 254 Bytes.		1 = on
This supply voltage is multiplexed with the RF input signal onto the "RF Rx" input. 0 = LNB supply off 1 = LNB supply on Warning: Enabling the LNB supply may cause damage to test equipment unless a DC block is used. REG43(0) 0 = 13V 1 = 18V REG43(1) Configuration 10 MHz outputs 10 MHz output generated from 10 MHz input (-B firmware option) or 19.2 MHz TCXO (-A firmware option) REG46(1): enable(1)/disable(0) CLK.REF_OUT (special connector on front-panel) REG46(2): enable(1)/disable(0) CLK. LNB (multiplexed with received signal) REG46(3): enable(1)/disable(0) CLK. TX (multiplexed modulated transmit signal + 10 MHz) Configuration 0 = bypassed 1 = FEC encoding 1 = FEC decoding enabled REG47(0) FEC decoding 1 = FEC decoding enabled REG47(1) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes. REG95 Turbo code encoder Turbo code encoder Faceded frame size in bits REG99(3:0) Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14* 8* 2 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG99(3:0) REG96(3:0) REG96(3:0) Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14* 8* 2 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG99(0:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		REG39(6)
This supply voltage is multiplexed with the RF input signal onto the "RF Rx" input. 0 = LNB supply of 1 = LNB supply on Warning: Enabling the LNB supply may cause damage to test equipment unless a DC block is used. REG43(0) 0 = 13V 1 = 18V REG43(1) General Parameters 10 MHz outputs 11 EG46(1): enable(1)/disable(0) CLKREF_OUT (special connector on front-panel) REG46(2): enable(1)/disable(0) CLK_LNB (multiplexed with received signal) REG46(3): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) Configuration FEC encoding 1 = FEC encoding enabled REG47(0) FEC decoding 1 = FEC decoding enabled REG47(1) Turbo code encoder threeded payload size in Bytes. REG95 Turbo code encoder rate 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits REG97 LSB REG96(3:0) Turbo code decoder Decoded payload size in bits Preferred sizes: 1 h 63, 250 Bytes Must NOT be an integer multiple of 15 REG97 LSB REG96(6:0) (MSB) Preferred sizes in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.	LNB power (13/18V) ON	The transceiver is capable of supplying up to 500mA at 13VDC or 18VDC to an external LNB.
0 = LNB supply off 1 = LNB supply off 1 = LNB supply may cause damage to test equipment unless a DC block is used. REG43(0) LNB power selection 0 = 13V 1 = 18V REG43(1) General Parameters Configuration 10 MHz outputs 10 MHz outputs 10 MHz outputs 10 MHz outputs REG46(1): enable(1)/disable(0) CLKREF_OUT (special connector on front-panel) REG46(1): enable(1)/disable(0) CLK_INB (multiplexed with received signal) REG46(2): enable(1)/disable(0) CLK_INB (multiplexed with received signal) REG46(2): enable(1)/disable(0) CLK_INB (multiplexed modulated transmit signal + 10 MHz) General Parameters FEC encoding 0 = bypassed 1 = FEC encoding enabled REG47(0) FEC decoding 1 = FEC decoding enabled REG47(1) Turbo code encoder Uncoded payload size in Bytes. REG95 Turbo code encoder rate 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3.0) Encoded frame size in bits REG97 LSB REG99(0.0) (MSB) Turbo code decoder Decoded payload size in Bytes. Preferred sizes: in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14** size is 14*** size is 14** size is 14*** size is 14*** size is 14*** size is 14*** size i		
L = LNB supply on Warning: Enabling the LNB supply may cause damage to test equipment unless a DC block is used. REG43(0)		0 = LNB supply off
Warning: Enabling the LNB supply may cause damage to test equipment unless a DC block is used. REG43(0) 0 = 13V 1 = 18V REG43(1) General Parameters Configuration 10 MHz outputs 10 MHz outputs 10 MHz output generated from 10 MHz input (-B firmware option) or 19.2 MHz TCXO (-A firmware option) REG46(1): enable(1)/disable(0) CLK.REF_OUT (special connector on front-panel) REG46(2): enable(1)/disable(0) CLK_LNB (multiplexed with received signal) REG46(2): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) General Parameters Configuration FEC encoding 0 = bypassed 1 = FEC encoding enabled REG47(1) Turbo code encoder threoded payload size in Bytes. REG95 Turbo code encoder rate 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Fine Coded decoder Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(5:0) (MSB) Turbo code decoder Decoded payload size in Bytes.		
DC block is used. REG43(0) 0 = 13V 1 = 18V REG43(1) General Parameters 10 MHz outputs 10 MHz output generated from 10 MHz input (-B firmware option) or 19.2 MHz TCXO (-A firmware option) REG46(1): enable(1)/disable(0) CLK.RF_OUT (special connector on front-panel) REG46(3): enable(1)/disable(0) CLK. TX (multiplexed with received signal) REG46(3): enable(1)/disable(0) CLK. TX (multiplexed modulated transmit signal + 10 MHz) Configuration FEC encoding 0 = bypassed 1 = FEC encoding enabled REG47(1) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes. REG95 Turbo code encoder rate 1 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 - rate 5/6 6 = rate 6/7 7 - rate 7/8 REG96(3.0) Turbo code encoder Encoded frame size in bits Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		
REG43(0) 1 = 18V REG43(1) General Parameters 10 MHz outputs 10 MHz output generated from 10 MHz input (-B firmware option) or 19.2 MHz TCXO (-A firmware option) REG46(1): enable(1)/disable(0) CLK_REF_OUT (special connector on front-panel) REG46(3): enable(1)/disable(0) CLK_LNB (multiplexed with received signal) REG46(3): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) Configuration 6 = bypassed 1 = FEC encoding enabled REG47(0) FEC decoding 1 = FEC decoding enabled REG47(1) Turbo code encoder Turbo code encoder Turbo code encoder rate 1 = rate 1/3 1 = rate 1/3 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG996(3-0) Turbo code encoder Encoded frame size in bits REG97 LSB REG97 LSB REG97 LSB REG98(6-0) (MSB) Turbo code decoder Decoded payload size in Bytes.		
LNB power selection 0 = 13V 1 = 18V REG43(1) General Parameters Configuration 10 MHz outputs 10 MHz output (-5 firmware option) or 19.2 MHz TCXO (-A firmware option) REG46(1): enable(1)/disable(0) CLK. LNB (multiplexed with received signal) REG46(2): enable(1)/disable(0) CLK. LNB (multiplexed modulated transmit signal + 10 MHz) Configuration FEC encoding 0 = bypassed 1 = FEC encoding enabled REG47(0) FEC decoding 0 = bypassed 1 = FEC decoding enabled REG47(1) Turbo code encoder Bytes. REG95 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Turbo code decoder Decoded payload size in Bytes.		
1 = 18V REG42(1)	LNB power selection	
REG43(1) Configuration	Er de power selection	
General Parameters 10 MHz outputs 10 MHz outputs 10 MHz output generated from 10 MHz input (-B firmware option) or 19.2 MHz TCXO (-A firmware option) REG46(1): enable(1)/disable(0) CLKREF_OUT (special connector on front-panel) REG46(2): enable(1)/disable(0) CLK_LNB (multiplexed with received signal) REG46(3): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) Configuration FEC encoding 0 = bypassed 1 = FEC encoding enabled REG47(0) FEC decoding 0 = bypassed 1 = FEC decoding enabled REG47(1) Turbo code encoder Uncoded payload size in Bytes. REG95 Turbo code encoder rate 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Function of the many periodic synchronization field. REG91 LSB REG98(6:0) (MSB) Turbo code decoder Decoded payload size in Bytes. Bytes.		
10 MHz outputs 10 MHz output generated from 10 MHz input (-B firmware option) or 19.2 MHz TCXO (-A firmware option) REG46(1): enable(1)/disable(0) CLKREF_OUT (special connector on front-panel) REG46(2): enable(1)/disable(0) CLK_LNB (multiplexed with received signal) REG46(3): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) General Parameters Configuration FEC encoding 0 = bypassed 1 = FEC encoding enabled REG47(0) FEC decoding 0 = bypassed 1 = FEC decoding enabled REG47(1) Turbo code encoder Uncoded payload size in Bytes. REG95 Turbo code encoder rate 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Find defame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG91 LSB REG96(0:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.	General Parameters	
firmware option) REG46(1): enable(1)/disable(0) CLKREF_OUT (special connector on front-panel) REG46(2): enable(1)/disable(0) CLK_LNB (multiplexed with received signal) REG46(3): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) Configuration FEC encoding 0 = bypassed 1 = FEC encoding enabled REG47(0) FEC decoding 0 = bypassed 1 = FEC decoding enabled REG47(1) Turbo code encoder Uncoded payload size in Bytes. REG95 Turbo code encoder rate 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Encoded frame size in bits FEC decoding enabled REG47(1) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 REG95 Turbo code encoder Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		
REG46(1): enable(1)/disable(0) CLKREF_OUT (special connector on front-panel) REG46(2): enable(1)/disable(0) CLK_LNB (multiplexed with received signal) REG46(3): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) Configuration FEC encoding 0 = bypassed 1 = FEC encoding enabled REG47(0) FEC decoding 0 = bypassed 1 = FEC decoding enabled REG47(1) Turbo code encoder Uncoded payload size in Bytes. REG95 Turbo code encoder rate 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Turbo code encoder Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.	10 MHZ outputs	
REG46(2): enable(1)/disable(0) CLK_LNB (multiplexed with received signal) REG46(3): enable(1)/disable(0) CLK_TX (multiplexed modulated transmit signal + 10 MHz) Configuration 0 = bypassed 1 = FEC encoding enabled REG47(0) FEC decoding 0 = bypassed 1 = FEC decoding enabled REG47(1) Turbo code encoder Uncoded payload size in Bytes. REG95 Turbo code encoder rate Turbo code encoder Encoded frame size in bits Turbo code encoder Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. Turbo code decoder Decoded payload size in Bytes. Turbo code decoder Decoded payload size in Bytes.		
REG46(3): enable(1)/disable(0) CLK TX (multiplexed modulated transmit signal + 10 MHz) General Parameters Configuration O = bypassed 1 = FEC encoding enabled REG47(0) FEC decoding O = bypassed 1 = FEC decoding enabled REG47(1) Turbo code encoder Uncoded payload size in Bytes. REG95 Turbo code encoder rate O = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. REG97 LSB REG98(6:0) (MSB) Turbo code decoder Decoded payload size in Bytes. REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		
General Parameters FEC encoding 0 = bypassed 1 = FEC encoding enabled REG47(0) FEC decoding 0 = bypassed 1 = FEC decoding enabled REG47(1) Turbo code encoder Uncoded payload size in Bytes. REG95 Turbo code encoder rate 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Turbo code decoder Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. Configuration 0 = bypassed 1 = FEC encoding enabled REG47(1) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		
FEC encoding 0 = bypassed 1 = FEC encoding enabled REG47(0) 0 = bypassed 1 = FEC decoding enabled REG47(1) Turbo code encoder Uncoded payload size in Bytes. REG95 Turbo code encoder rate 1 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Turbo code encoder Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. Decoded decoder Decoded decoder Decoded payload size in Bytes. Decoded frame sizes in bits Decoded frame sizes in bits Decoded frame sizes in bits Decoded payload size in Bytes. Decoded frame sizes in bits Decoded frame sizes in bits Decoded frame sizes in bits Decoded payload size in Bytes.		
Turbo code encoder Encoded frame size in bits Turbo code encoder Encoded frame size in bits Turbo code decoder Decoded payload size in bytes. Turbo code decoder Decoded payload size in bits Turbo code decoder Decoded payload size in bits Turbo code decoder Decoded payload size in bits Turbo code encoder Encoded frame size in bits Turbo code decoder Decoded payload size in bytes.	General Parameters	Configuration
REG47(0) FEC decoding 0 = bypassed 1 = FEC decoding enabled REG47(1) Turbo code encoder Uncoded payload size in Bytes. Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes. REG95 1 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.	FEC encoding	0 = bypassed
REG47(0) FEC decoding 0 = bypassed 1 = FEC decoding enabled REG47(1) Turbo code encoder Uncoded payload size in Bytes. Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes. REG95 1 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		1 = FEC encoding enabled
FEC decoding 0 = bypassed 1 = FEC decoding enabled REG47(1) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes. REG95 Turbo code encoder rate 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Encoded frame size in bits Encoded frame size in bits REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		REG47(0)
Turbo code encoder Uncoded payload size in Bytes. Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes. REG95 Turbo code encoder rate 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Encoded frame size in bits Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. Decoded payload size in Bytes. Breg decoder despite the first of the size in the size i	FFC decoding	` ` `
REG47(1) Turbo code encoder Uncoded payload size in Bytes. REG95 Turbo code encoder rate O = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.	The decoding	
Turbo code encoder Uncoded payload size in Bytes. Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes. REG95 Turbo code encoder rate O = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		
Uncoded payload size in Bytes. Must NOT be an integer multiple of 15 Maximum 254 Bytes. REG95 Turbo code encoder rate 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. Must NOT be an integer multiple of 15 Maximum 254 Bytes. Must NOT be an integer multiple of 15 Maximum 254 Bytes.	Turbo codo ancedar	
Bytes. Maximum 254 Bytes. REG95 Turbo code encoder rate 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Encoded frame size in bits Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. Maximum 254 Bytes. Maximum 254 Bytes. REG95 Turbo code encoder Decoded payload size in Bytes.		
Turbo code encoder rate REG95 Turbo code encoder rate 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Encoded frame size in bits Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. REG95 REG96 REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.	Bytes.	
Turbo code encoder rate 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		Maximum 254 Bytes.
Turbo code encoder rate 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. 0 = rate 1/3 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		REG95
1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. 1 = rate 1/2 2 = rate 2/3 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.	Turbo code encoder rate	
3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Encoded frame size in bits Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. Bytes. 3 = rate 3/4 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		
4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Encoded frame size in bits Encoded frame size in bits Turbo code decoder Decoded payload size in Bytes. 4 = rate 4/5 5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		2 = rate 2/3
5 = rate 5/6 6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Turbo code decoder Decoded payload size in Bytes. Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		
6 = rate 6/7 7 = rate 7/8 REG96(3:0) Turbo code encoder Encoded frame size in bits Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Turbo code decoder Decoded payload size in Bytes. Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		
Turbo code encoder Encoded frame size in bits Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		
Turbo code encoder Encoded frame size in bits Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Turbo code decoder Decoded payload size in Bytes. Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		
Turbo code encoder Encoded frame size in bits Encoded frame size in bits. For example: when payload size is 14, rate 1/3, the encoded frame size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Turbo code decoder Decoded payload size in Bytes. Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		
Encoded frame size in bits size is 14*8*3 = 336 bits. Does not include any periodic synchronization field. REG97 LSB REG98(6:0) (MSB) Turbo code decoder Decoded payload size in Bytes. Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.	Turbo code encoder	
REG97 LSB REG98(6:0) (MSB) Turbo code decoder Decoded payload size in Bytes. REG97 LSB REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		
REG98(6:0) (MSB) Turbo code decoder Decoded payload size in Bytes. REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		5120 15 1 1 0 5 5 550 ofto. Does not include any periodic synchronization field.
REG98(6:0) (MSB) Turbo code decoder Decoded payload size in Bytes. REG98(6:0) (MSB) Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		REG97 LSB
Turbo code decoder Decoded payload size in Bytes. Preferred sizes: 14, 63, 250 Bytes Must NOT be an integer multiple of 15 Maximum 254 Bytes.		
Decoded payload size in Bytes. Must NOT be an integer multiple of 15 Maximum 254 Bytes.	Turbo code decoder	
Hakindin 25 i Bytes.	Decoded payload size in	
REG99	Bytes.	Maximum 254 Bytes.
REG99		
		REG99

Trades and divide	10 / 1/2
Turbo code decoder rate	0 = rate 1/3
	1 = rate 1/2
	2 = rate 2/3
	3 = rate 3/4
	4 = rate 4/5
	5 = rate 5/6
	6 = rate 6/7
	7 = rate 7/8
	REG100(3:0)
Turbo code decoder Coded	Coded frame size in bits. For example: when payload size is 14, rate 1/3, the coded frame size is
frame size in bits	14*8*3 = 336 bits. Does not include any periodic synchronization field.
	REG101 LSB
	REG102(4:0) (MSB)
Turbo code decoder	1 – 15. Typical settings is 7.
maximum number of	Must be an odd number
iterations	REG103(3:0)
CPM Demodulator	Configuration
Parameters	Configuration
Tx-Rx loopback	REG42(0): enable (1) or disable(0) internal digital loopback test mode
Input frequency offset	Modulated signal center frequency offset. Typically 0.
$(\mathbf{f_{c_rx}})$	It is used for fine frequency corrections, for example to correct clock drifts.
	32-bit signed integer (2's complement representation) expressed as
	$\mathbf{f_{c-rx}} * 2^{32} / \mathbf{f_{clk_adc}}$
	REG79 (LSB) - REG82 (MSB)
AGC response	Users can to optimize AGC response time while avoiding instabilities (depends on external
71GC Tesponse	factors such as gain signal filtering at the RF front-end and modulation symbol rate). The
	AGC DAC gain control signal is updated as follows
	0 = every symbol,
	1 = every 2 input symbols,
	2 = every 4 input symbols,
	3 = every 8 input symbols, etc
	10 = every 1000 input symbols.
	Valid range 0 to 14.
	REG83(4:0)
Symbol rate	$\mathbf{f_{symbol_rate}} * 2^{32} / \mathbf{f_{clk_adc}}$
f _{symbol_rate}	PEGGA (LGD) - PEGGS (LGD)
	REG84 (LSB) - REG87 (MSB)
CIC_R	Receiver decimation factor from $\mathbf{f}_{\text{clk_adc}}$ to 8^* $\mathbf{f}_{\text{symbol_rate}}$.
	Valid range 1 - 16384
	REG88 (LSB) – REG89 (MSB)
Modulation type	0 = rectangle (FSK, MSK)
	1 = PCM/FM (premod LPF, 3dB cutoff frequency at BT/2)
	2 = Gaussian (GFSK,GMSK), BT=0.7
	3 = Gaussian (GFSK,GMSK), BT=0.5
	4 = Gaussian (GFSK,GMSK), BT=0.3
	5 = SOQPSK-MIL
	$(\rho,B,T_1,T_2) = (0,0,0.25,0)$
	6 = SOQPSK-TG
	$(\rho,B,T_1,T_2) = (0.7,1.25,1.5,0.5)$
	8 = Gaussian (GFSK,GMSK), BT=0.25
	REG90(3:0)
	MEO/0[5.0]

SOQPSK sync word	When using turbo code FEC, the periodic sync word detection and removal is automatic.
detection/removal	When using convolutional FEC or no FEC in conjunction with SOQPSK, periodic sync word
	detection and removal can be enabled (1) or disabled (0) using this control bit.
	REG90(4)
Modulation Index h	Modulation index h. Fixed-point format 4.12
	Thus, 0x0800 represents an index of 0.5 (MSK, GMSK, etc)
	Valid range: 0 – 7.9998
	REG91 (LSB) – REG92 (MSB)
Spectrum inversion	Invert Q bit
Specialis inversion	0 = off
	1 = on
	REG93(0)
AFC enabled	Automatic frequency control to track the received signal center frequency.
Arc enabled	
	Enabled (1) / Disabled (0)
AFC freeze	REG93 (1)
AFC freeze	Freeze the AFC frequency correction at its current point (1) or track the received signal center
	frequency (0)
	REG93 (2)
FFT for wider frequency	An FFT can be enabled to acquire signals over a frequency acquisition window of +/- 12% of the
acquisition range	symbol rate.
	Without FFT, the nominal frequency acquisition range is typically +/- 1% of the symbol rate.
	Enabling the FFT introduces a delay of 512 symbols + 100us during acquisition. The FFT works
	reliably at Eb/No > 4 dB.
	0 = disabled
	1 = enabled
	REG93 (4)
Data formatting	0 = NRZ-L
	1 = NRZ-M
	2 = NRZ-S
	REG93(7:5)
Output selection	1 = LAN TCP port 1024
	2 = UDP
	REG94(2:0)

CPM Modulator Parameters	Configuration
Processing clock	Modulator processing clock. Also serves as DAC sampling clock.
$\mathbf{f}_{\mathrm{clk_tx}}$	Expressed as as $\mathbf{f}_{\text{clk},\text{tx}} = 160 \text{ MHz} * \text{M} / (\text{D} * \text{O}))$ where
	D is an integer divider in the range 1 - 106
	M is a multiplier in the range 2.0 to 64.0 by steps of 1.0. Fixed point format 7.3
	O is a divider in the range 2.0 to 128.0 by steps of 1.0. Fixed point format 7.3
	Note: the graphical use interface computes the best values for M, D and O.
	f _{clk_tx} recommended range 80-160 MHz.
	REG48(6:0) = D
	REG49 = M(7:0)
	REG50(1:0) = M(9:8)
	REG51 = O(7:0)
	REG52(2:0) = O(10:8)
Symbol rate	The modulator symbol rate is in the form $\mathbf{f}_{\text{symbol rate tx}} = \mathbf{f}_{\text{clk, tx}} / 2^n$
f _{symbol_rate}	where n ranges from 1 (2 samples per symbol) to 15 (symbol rate = \mathbf{f}_{clk_tx} / 32768).
*symbol_rate	n is defined in REG53(3:0)
Digital Signal gain	16-bit amplitude scaling factor for the modulated signal. The maximum level should be adjusted to prevent saturation. The settings may vary slightly with the selected symbol rate. Therefore, we recommend checking for saturation at the D/A converter
	when changing either the symbol rate or the signal gain. (see status registers SREG39)
	Enacted upon writing the MSB.
	REG67 = LSB REG68 = MSB
Additive White Gaussian	16-bit amplitude scaling factor for additive white Gaussian noise.
Noise gain	Because of the potential for saturation, please <u>check for saturation at the D/A converter</u> when changing this parameter. (see status registers SREG39)
	REG69 = LSB REG70 = MSB
Premodulation frequency shaping filter	0 = rectangle (FSK, MSK) 1 = PCM/FM (premod LPF, 3dB cutoff frequency at BT/2) 2 = Gaussian (GFSK,GMSK), BT=0.7 3 = Gaussian (GFSK,GMSK), BT=0.5
	4 = Gaussian (GFSK,GMSK), BT=0.3 5 = SOQPSK-MIL (ρ,B,T ₁ ,T ₂) = (0,0,0.25,0)
	6 = SOQPSK-TG
	$(\rho, B, T_1, T_2) = (0.7, 1.25, 1.5, 0.5)$
	7 = multi-h ARTM CPM
	8 = Gaussian (GFSK,GMSK), BT=0.25
	REG71(3:0)
Spectrum inversion	Invert Q bit. (Inverts the modulated spectrum only, not the subsequent frequency translation) $0 = off$
	1 = on
COODSV arms ward	REG71(4)
SOQPSK sync word insertion	A periodic sync word is always inserted when using turbo code FEC. When using convolutional FEC or no FEC in conjunction with SOQPSK, periodic sync word
	insertion can be enabled (1) or disabled (0) using this control bit.
	REG71(5)

Input selection / format,	Select the origin of the modulator input data stream.
test modes	1 = LAN TCP server port 1024
	3 = test sequence: internal generation of 2047-bit periodic pseudo-random bit sequence.
	4 = zero input
	7 = unmodulated test mode (carrier only) This helps checking the follow-on RF modulator.
	Total and an arranged to the state of the st
	Test sequences override external input bit stream.
	REG72(2:0)
Data formatting	0 = NRZ-L
	1 = NRZ-M
	2 = NRZ-S
	REG72(6:4)
Modulation Index h	Modulation index h. Fixed-point format 4.12
	Thus, 0x0800 represents an index of 0.5 (MSK, GMSK, etc)
	Valid range: 0 – 7.9998 REG73 (LSB) – REG74 (MSB)
Output Center frequency	Fine tuning of center frequency. Typically 0 Hz.
$(\mathbf{f_{c_tx}})$	32-bit signed integer (2's complement representation) expressed as
	$\mathbf{f_{c_tx}} * 2^{32} / \mathbf{f_{elk_tx}}$
	For a clean output waveform, we recommend keeping the maximum frequency (center frequency $+\frac{1}{2}$ symbol rate) below $1/10^{th}$ of the processing clock \mathbf{f}_{clk} tx.
	1 /2 Symbol rate) below 1/10 of the processing clock relk_tx.
	Note: as the AWGN noise samples are not frequency translated, noise tests should only be
	performed while the center frequency translation is smaller than the modulation bandwidth.
	REG75 (LSB) - REG78 (MSB)
Sinusoidal frequency offset	In addition to the fixed frequency offset above, a sinusoidal frequency offset can be generated to mimic Doppler rate in highly mobile applications.
Oliset	minic Doppler rate in highly moone appreations.
	This offset is characterized by two parameters: amplitude and period.
	The amplitude (a frequency) is expressed as \mathbf{f}_{c} amplitude * 2^{32} / \mathbf{f}_{clk} tx
	in the following control registers:
	REG150: LSB
	REG151
	REG152 REG153: MSB
	KEU133, IVISB
	The period is expressed as
	$2^{32}/(\mathbf{f}_{\text{clk_tx}}*T)$
	in the following control registers:
	REG154: LSB REG155
	REG156
1	REG157: MSB

Network Interface		
Parameters	Configuration	
LAN1 IP address	LAN1 is for monitoring & control only. No payload data traffic.	
	4-byte IPv4 address.	
	Example: 0x AC 10 01 80 designates address 172.16.1.128	
	REG105 (MSB) - REG108(LSB)	
LAN1 Subnet mask	Typically 0x FF FF FF 00 (255.255.255.0)	
Ertivi Sublict mask	Typically 0x 11 11 100 (255.255.25)	
	REG109 (MSB) - REG112(LSB)	
LAN2 IP address	LAN2 is for payload data traffic. No monitoring and control capabilities.	
	4-byte IPv4 address.	
	Example: 0x AC 10 01 80 designates address 172.16.1.128	
	The new address becomes effective immediately (no need to reset the ComBlock).	
	DEC112 (MSD) DEC11((LSD)	
LAN2 Subnet mask	REG113 (MSB) - REG116(LSB)	
LAN2 Subnet mask	Typically 0x FF FF FF 00 (255.255.255.0)	
	REG117 (MSB) – REG120(LSB)	
LAN MAC address LSB	REG236(7:1). To ensure uniqueness of MAC address. The MAC address most significant	
	bytes are tied to the FPGA DNA ID. However, since Xilinx cannot guarantee the DNA ID	
	uniqueness, this register can be set at the time of manufacturing to ensure uniqueness.	
Destination IP address	4-byte IPv4 address	
	Destination IP address for UDP frames with decoded data.	
	REG121 (MSB) – REG124(LSB)	
Destination ports	REG125(LSB) – REG126(MSB)	

Monitoring

Status Registers

Parameters	Monitoring
Hardware self-check	At power-up, the hardware platform performs a quick self check. The result is stored in status
	registers SREG0-4, SREG16-18
	Properly operating hardware will result in the following sequence being displayed:
	SREG0-SREG4 = 01 F1 1D xx 7F, where xx (bad NAND flash sectors) must be less than 10
	SREG16-18 = 0x22 22 87
Power supply check	SREG4(0): PGOOD1 RF1_+3.1V
	SREG4(1): PGOOD2 IF1+_3.1V
	SREG4(2): PGOOD3 A_+4.75V
	SREG4(3): PGOOD4 MOD_+4.8V
	SREG4(4): PGOOD5 TX_SYNTH_+3.3V
	SREG4(5): PGOOD6 RX_+4.75V
	SREG4(6): PGOOD7 RX_SYNTH_+3.3V
	Overall valid response: 0x7F
RSSI	Received signal strength indicator. 12-bit number
	Practical range –70 to -5 dBm after LNA
	See RF_POWER_DET1 in schematic.
	SREG5 = LSB
	SREG6(3:0) = MSB
Received power at RF	Power detection at RF mixer. Target is 0xEC0 while the RF AGC is tracking
mixer	See RF_POWER_DET2 in schematic.
	SREG7 = LSB
	SREG8(3:0) = MSB
Received power at IF	Power detection at IF after bandpass filter and IF gain control. Target is 0xE80 while the IF
	AGC is tracking.
	See IF1_POWER_DET in schematic.
	SREG9 = LSB
m .	SREG10(3:0) = MSB
Transmit power	Power detection at the RF transmit output.
	See TX_POWER_DET in schematic.
	SREG11 = LSB
DD 4 1 1 1 1	SREG12(3:0) = MSB
RF synthesizers locked	'1' when locked
	SREG19(0): rx synthesizer locked
EEC 1 /	SREG19(1): tx synthesizer locked
FEC codec type	0 = convolutional K=7 rate ½
	1 = turbo-code
	SREG19(2)

Demodulator monitoring				
Carrier lock status	SREG20(0) 0 = unlocked			
Signal presence (from FFT)	1 = locked SREG20(1) 0 = not present 1 = present			
AFC lock	1 = present SREG20(2) 0 = unlocked 1 = locked			
SOF locked	Detected periodic synchronization sequences SREG20(3) 0 = not synchronized 1 = synchronized			
Inverse SNR	A measure of noise over signal power. 0 represents a noiseless signal. Valid only when demodulator is locked. SREG21			
Carrier frequency offset	Residual frequency offset with respect to the nominal carrier frequency. Includes FFT-based frequency measurement (fixed after acquisition) 32-bit signed integer expressed as fcerror * 2 ³⁰ / f _{symbol_rate} SREG22 (LSB) – SREG25 (MSB)			
Turbo code decoder monitoring				
Frame error counter	SREG30 (LSB) – SREG33 (MSB)			
FEC decoder input BER measurement (Turbo code)	BER measured in the uncoded periodic sync words. Measured over 1024 bits SREG28 (LSB) - SREG29 (MSB)			
Viterbi FEC decoder monitoring				
Synchronized	(FEC_DEC_LOCK_STATUS variable) Solid '1' when the Viterbi decoder is locked. '0' or toggling when unlocked. SREG30(0)			
Decoder built-in BER	The Viterbi decoder computes the BER on the received (encoded) data stream irrespective of the transmitted bit stream. Encoded stream bit errors detected over a 1000-bit measurement window. SREG31 = bits $7 - 0$ (LSB) SREG32 = bits $15 - 8$ SREG33 = bits $23 - 16$ (MSB)			
BER tester monitoring				
Bit error rate	Monitors the BER (number of bit errors over 80,000 received bits) when the modulator is sending a PRBS-11 test sequence. SREG35 (LSB) - SREG38 (MSB)			
BER tester synchronized	SREG34(0): 1 when the BERT is synchronized with the received PRBS-11 test sequence.			

Transmit SNR calibration	
Measured modulated signal	SREG54(LSB)
power	SREG55
	SREG56(MSB)
Measured AWGN power (Noise	SREG57(LSB)
bandwidth is twice the	SREG58
modulated signal bandwidth)	SREG59(MSB)
Tx saturation	Proper operation is predicated on operating in a linear channel, i.e. one without saturation. Saturation may occur after changing the symbol rate, the signal level or the noise level. Please verify the absence of saturation by reading this status register after adjusting these controls. Saturation occurrence in the last one second window for the following signals: Bit 0: CPM modulator output Bit 1: noise I-channel Bit 2: noise Q-channel Bit 3: signal + noise, I channel Bit 4: signal + noise, Q channel SREG39
LAN monitoring	SREG39
Parameters Parameters	Monitoring
MAC addresses	The 48-bit LAN1 ethernet MAC address is fixed and unique for each transceiver. The LAN2 Ethernet MAC address is incremented by one. SREG40-45
Transmitted to TCP client	Monitors the number of demodulated payload bytes forwarded to the TCP client. 32-bit counter. SREG46 (LSB) to SREG49 (MSB)
Received from TCP client	Monitors the number of payload bytes from the TCP client to the CPM modulator. 32-bit counter. SREG50 (LSB) to SREG53 (MSB)

ComScope Monitoring


Key internal signals can be captured in real-time and displayed on a host computer using the ComScope feature of the ComBlock Control Center. Click on the button to start, then select the signal traces and trigger are defined as follows:

Trace 1 signals	Format	Nominal sampling rate	Buffer length (samples)
1: IF Input signal, 200 MHz IF, directly from the ADC	8-bit signed	160 MSamples/s	512
3: Symbol tracking loop: accumulated ST phase correction	8-bit signed	1 sample / symbol	512
4: Multi-symbol detector output	8-bit signed	1 sample / bit	512
Trace 2 signals	Format	Nominal sampling rate	Buffer length (samples)
2: I channel after AGC, frequency translation to baseband, resampling at 4 samples/symbol	8-bit signed	4 samples / symbol	512
3: Carrier tracking loop: accumulated carrier phase correction (4 samples/symbol)	8-bit signed	4 samples / symbol	512
4. Inverse SNR	8-bit unsigned	1 sample / symbol	512

Signals sampling rates can be changed under software control by adjusting the decimation factor and/or selecting the felk processing clock as real-time sampling clock.

In particular, selecting the \mathbf{f}_{elk} processing clock as real-time sampling clock allows one to have the same time-scale for all signals.

The ComScope user manual is available at www.comblock.com/download/comscope.pdf.



ComScope Window Sample: showing PCM/FM received baseband waveform

LEDs

LED	Definition		
Power	Green when power is applied		
Alarm	Red when one of these conditions occur:		
(red)	Tx RF frequency synthesizer is out of lock		
	(is the frequency out of range?)		
	(is an external 10 MHz frequency		
	reference required but not supplied?)		
	Rx RF frequency synthesizer is out of lock		
	FPGA is not properly configured		
Tx	Blink green when transmit data is forwarded		
	from LAN to transmitter		
Rx	Blink green when receive data is forwarded		
	from receiver to LAN		
Tx on	Yellow when the transmitter is on		
Sync	Yellow when carrier lock, SOF lock and, when		
	enabled, FEC decoder lock		

Digital Test Points

The test points are only accessible after opening the enclosure. They are intended to be used only for debugging purposes

ucougging	purposes.
Test Point	Definition
TP1	Tx RF frequency synthesizer lock status
PLL_LOCK	('1' when locked)
TP2 DONE	FPGA configured ('1' when successfully
	configured)
TP3	Rx RF frequency synthesizer lock status
PLL_LOCK	('1' when locked)
TP4 RSSI	Received signal strength indicator.
	Practical range –70 to -5 dBm after LNA

Operation

Power supply

This unit is designed for a +28V DC (18 – 36V) power supply. Power consumption depends somewhat on the configuration. Maximum power consumption: 350mA under 28V. Power supply is through the front-panel connector.

A lower supply voltage, down to 5.6V, can be used when the LNB supply output is unused.

Frequency reference

Depending on the firmware version loaded, the frequency reference is an external 10 MHz signal supplied through the front panel (-B firmware option) or an internal 19.2 MHz VC-TCXO (-A firmware option).

Both -A and -B firmware options are pre-loaded and can be switched easily.

Warning: when selected as external frequency reference, the 10 MHz frequency reference must be present prior to powering on the modem.

Click on the button below to switch between installed firmware options:



Output 10 MHz frequency reference

A 10 MHz frequency reference signal can be multiplexed with RF signals on the RF input (to an external LNB) and RF output (to an external BUC). The same 10 MHz is also available as an output on the front panel, labeled "10 MHz OUT". Each one of these three clocks signals can be enabled or disabled by software command.

Transmitter Inputs

To transmit data, the user must first initiate a TCP connection from a remote TCP client over Gigabit Ethernet (10/100/1000 Mbps). The modem

comprises a TCP server listening at port 1024. The TCP protocol ensures a proper flow control, without any underflow or overflow, as long as the TCP client sends data as fast as allowed by the TCP connection.

Specifications

[1] IRIG-106 "Telemetry Standard RCC Document 106-07, Chapter 2", for SOQPSK TG

[2] MIL-STD-188-181B for SOQPSK-MIL

FSK Modulation

The FSK modulation and its derivatives (CPFSK, MSK, GMSK, GFSK) are best described by the following equations for the modulated signal s(t). The first equation describes a phase modulator, with the modulated centered around the center frequency f_c .

$$s(t) = \sqrt{\frac{2E_s}{T}} \cdot \cos(2\pi f_c t + \theta(t) + \theta_0)$$

where

- E_s is the energy per symbol
- T is the symbol period
- f_c is the center frequency
- $\theta(t)$ is the phase modulation


The COM-1827 implements a <u>continuous phase</u> FSK demodulator. It assumes that there are no phase discontinuities between symbols. The CPFSK phase modulation can be described as:

$$\theta(t) = \frac{\pi h}{T} \int_{0}^{t} a_{i}(t)dt$$

where:

- h is the modulation index. A modulation index of 0.5 yields a maximum phase change of $\pi/2$ over a symbol.

 a_i are the symbols. With 2-FSK, the binary data is represented as -1 (for '0') and +1 (for '1').



Continuous FSK modulated signal example


FSK modulation is sometimes characterized by the frequency separation between symbols. The relationship between modulation index h and frequency separation is $f_{\text{separation}} = 0.5 \text{ h } f_{\text{symbol_clk}}$


Frequency Sign


By definition, bit '1' is associated with a positive frequency (i.e. phase advance), whereas bit '0' results in a negative frequency (phase decrease).

Frequency Pulse Shaping Filters


The filter responses are shown below (for 4 samples/symbol)








MSK (blue) vs GMSK BT=0.3 (red)



GMSKBT=0.25

Transmit Spectrum

All spectrum captured for 1 Mbits/s.




PCM/FM h=0.7


MΔ: 2.287507143 GHz / MΔ: 492.857 kHz / Ref: -10.0 dBm


BER vs Eb/No


The plot below shows near-theoretical performance for the various demodulators without error correction.



Test condition: +50ppm symbol timing error, 30deg carrier phase error







Error Correction

Two error correction techniques are available, depending on the loaded firmware:


- Convolutional FEC K=7 rate ½, or
- Turbo Code

Check the GUI or status register SREG19(2) to verify which codec is currently active.

The convolutional FEC is only available for rate ½ (one redundancy bit for each information bit), whereas the turbo code codec is flexible in its rate configuration.

RSSI

The RSSI measurements (as reported in status registers SREG5/6) versus the receiver input level is plotted below for the two extreme operational frequencies. The measurements are monotonous between -70 dBm and -5 dBm.



Note: RSSI measurement below –50Bm is affected by the presence of 10 MHz frequency reference when supplied to an external LNB (see control register REG46(2)).

Receiver Outputs

The receiver supports two output types:

1. A TCP server listening/waiting for a client connection over Gigabit Ethernet (10/100/1000 Mbps) at port 1024. Once the remote client is connected, the receiver forwards the demodulated data stream to the TCP client.

2. A UDP server sending frames to the user-specified destination IP address. UDP frames are sent when upon receiving 1024 bytes of data or after 0.5 second, whichever event comes first. The UDP frame format is as follows:

16-bit frame size

16-bit frame counter

12 null bytes

up to 1024 data bytes.

Demodulation Algorithms

Two demodulation algorithms are included:

- Coherent demodulation, whereby the carrier phase is recovered and tracked. Trellis decoding using matched filters and soft-output Viterbi algorithm (SOVA) recovers the information bits. The modulation index must be 0.5.
- All other modulation indices are supported through a non-coherent demodulator based on matched filters and multi-symbol detection followed by SOVA.

Frequency Acquisition and Tracking

In the coherent demodulator (h = 0.5), an FFT first detects the signal presence and frequency error. After frequency correction, the residual frequency and phase errors are tracked by a conventional Costas loop PLL.

The non-coherent demodulator comprises an automatic frequency control (AFC) loop to acquire and track the residual frequency offset of the modulated signal. The AFC loop can be enabled or disabled by the user.

Phase Ambiguity Resolution

The SOQPSK demodulator exhibits an inherent 0/90/180/270 phase ambiguity. To resolve this ambiguity, a periodic 32-bit synchronization word (0x5A0FBE66) is transmitted at the start of every frame and detected at the receiver. The frame size depends on the FEC codec selection:

- 2048+32 bit for convolutional code or no FEC, or
- one, two, four or eight turbo code encoder frames

Bit Timing Tracking

A first order loop is capable of acquiring and tracking bit timing differences between the transmitter and the receiver of at least \pm 50 ppm.

Customization

The transceiver design can be customized to meet alternate customer requirements. The customizable features are

 Custom radio-frequency bands within 400 MHz– 3GHz at no extra charge.

Customization has to be specified and quoted at the time of order.


Load Software Updates

From time to time, ComBlock software updates are released.


To manually update the software, highlight the ComBlock and click on the Swiss army knife button



The receiver can store multiple personalities. The list of personalities stored within the ComBlock Flash memory will be shown upon clicking on the Swiss army knife button.



The default personality loaded at power up or after a reboot is identified by a 'D' in the Default column. Any unprotected personality can be updated while the Default personality is running. Select the personality index and click on the "Add/Modify" button.



The software configuration files are named with the .bit extension. The bit file can be downloaded via the Internet, from the ComBlock CD or any other local file.

The option and revision for the software currently running within the FPGA are listed at the bottom of the advanced settings window.

Two firmware options are available for this receiver:

- -A firmware uses an internal VCTCXO frequency reference.
- **-B** firmware option requires an external 10 MHz frequency reference.

Recovery

The toggle button under the backpanel can be used to

- (a) Prevent the FPGA configuration at power up. This can be useful if a bad FPGA configuration was loaded which resulted in loss of communication with the user.
- (b) Reset the LAN1 IP address to 172.16.1.128.

To prevent the FPGA configuration at power up, turn off power. Toggle the button. Turn on power, wait 1 second, then toggle the button a second time.

To reset the LAN1 IP address to a factory default of 172.16.1.128: Turn on power. Toggle the button, wait at least 30 seconds, during which time the red led blinks, then toggle the button a second time. Wait another 10 seconds, then cycle power off/on.

Interfaces

IIILEITACES		
10/100/1000	Two RJ45 connectors	
Ethernet LAN for	Supports auto MDIX to alleviate	
data, monitoring	the need for crossover cable.	
and control		
	LAN1 is for monitoring and	
	control only	
	LAN2 is for IP routing	
10 MHz frequency	10 MHz frequency reference input	
reference input	for frequency synthesis.	
reference input	Sinewave, clipped sinewave or	
	squarewave. SMA female connector	
	Input is AC coupled.	
	Minimum level 0.6Vpp.	
	Maximum level: 3.3Vpp.	
10 MHz frequency	10 MHz frequency reference	
reference output	output generated either from the 10	
	MHz frequency reference input (-	
	B firmware option) or from the	
	internal TCXO (-A firmware	
	option)	
RF Rx	Receiver input.	
	50 Ohm, SMA female connector.	
	Operating range: -60 to -10 dBm	
	Maximum no damage input level:	
	+ 20 dBm	
	Two other signals can be	
	multiplexed onto the same coaxial	
	connection between the COM-	
	1927 transceiver and an external	
	LNB:	
	• 10 MHz frequency reference	
	(software enabled) Level: -2	
	dBm typ.	
	• 13/18V supply (software	
	enabled)	
RF Tx	Transmitter output. 50 Ohm, SMA	
111 17	female connector.	
	Transmit level: -30 to 0 dBm, user	
	selectable.	
	SCICCIAUIC.	
	One other signal can be	
	multiplexed onto the same coaxial	
	connection between the COM-	
	1927 transceiver and an external BUC:	
	• 10 MHz frequency reference	
	(software enabled) Level: 0	
	dBm typ.	

Operating input voltage range

Supply voltage	+18V min, +36V	
	max	
	350mA typ. under	
	+28VDC	
Supply voltage (when no LNB	+5.6V min, +36V	
13/18V supply needed)	max	

The positive voltage is on the center pin, the ground on the outer barrel.

Absolute maximum ratings

Supply voltage	+45 V max	
RF input	+20dBm max	

Mechanical Interface

Aluminum enclosure with rubberized end caps. L x W x H: 168.5mm x 138.96 mm x 40.98 mm. Includes two optional 40mm mounting flanges for mounting to a flat support plate.

Schematics

The board schematics are available on-line at http://comblock.com/download/com 1900schematics.pdf

Configuration Management

This specification is to be used in conjunction with VHDL software revision 1 and ComBlock control center revision 4.01d and above.

ARM processor firmware version: CB1900 1 6b.hex 6/20/17

FPGA/VHDL version: COM-1927 001a 1/30/20

It is possible to read back the option and version of the FPGA configuration currently active. Using the ComBlock Control Center, highlight the COM-1927 module, then go to the advanced settings. The option and version are listed at the bottom of the configuration panel.

Troubleshooting Checklist

Excessive power consumption:

• The receiver input is capable of supplying 13/18V DC to an external LNB. When using RF attenuators at the input in a RF loopback test, please make sure to use a DC block between the RFin and the attenuator.


Demodulator can't achieve lock even at high signal-to-noise ratios:

 Make sure the modulator baseband I/Q signals do not saturate, as such saturation would strongly distort the modulation phase information. (this is a phase demodulator!)

VHDL code / IP core

The FPGA code is written in VHDL. It does not use any third-party software. It occupies the following FPGA resources:

TC codec case:



Resource	Utilization	Available	Utilization
LUT	34935	63400	55.10
LUTRAM	82	19000	0.43
FF	30301	126800	23.90
BRAM	60	135	44.44
DSP	51	240	21.25
IO	133	285	46.67
BUFG	11	32	34.38
MMCM	3	6	50.00
PLL	1	6	16.67

Convolutional FEC case:

Resource	Utilization	Available	Utilization
LUT	26921	63400	42.46
LUTRAM	69	19000	0.36
FF	28205	126800	22.24
BRAM	43	135	31.85
DSP	49	240	20.42
Ю	133	285	46.67
BUFG	12	32	37.50
MMCM	4	6	66.67
PLL	1	6	16.67

The maximum symbol rate is limited by

- The FPGA technology. For example nearly 40 MSymbols/s for Xilinx Artix 7 –1 speed (XC7A100T-1)
- The receiver IF band-pass filter (40 MHz bandwidth)

The IP core, which includes all VHDL source code, can be purchased separately. It is not needed to operate the ready-to-use COM-1927 transceiver.

ComBlock Ordering Information

COM-1927 L/S-band continuous-mode CPM transceiver

ECCN: 5A001.b.3

PLEASE SPECIFY AT THE TIME OF ORDER:

- MAXIMUM TRANSMIT FREQUENCY (for harmonics rejection filter)
- 2. RECEIVE FREQUENCY RANGE (MIN/MAX)

MSS • 845 Quince Orchard Boulevard Ste N• Gaithersburg, Maryland 20878-1676 • U.S.A.

Telephone: (240) 631-1111 Facsimile: (240) 631-1676 E-mail: sales@comblock.com