

COM-5501SOFT **10G Ethernet MAC** VHDL SOURCE CODE OVERVIEW

Overview

The COM-5501SOFT is a single-speed 10 Gigabit Ethernet Media Access Controller (MAC) core (including the VHDL source code) designed to support full-duplex 10 Gigabit throughput on lowcost FPGAs.

Key features include:

- Low-latency: 4 CLK (25.6ns)
- 10G interface:
 - XGMII interface. 0
 - Compatible with Xilinx free cores to 0 external PHY (10G PCS/PMA, 7 series FPGA transceivers wizard, XAUI).
 - PHY monitoring and control through 0 MDIO.
- Application interface: simple flow-controlled 64-bit interface synchronous with user-supplied clock. For full 10Gbps throughput, the user clock must be greater than 156.25 MHz.
- Transmit pause through MAC control messages
- VLAN-aware (i.e., IEEE 802.1Q conformant) can include VLAN tags
- Compatible with Jumbo frames. User can set • MTU frame lengths for the transmit and receive paths.
- Address filter to reject undesirable received • packets.
- Automatic
 - Preamble generation and removal 0
 - 32-bit CRC generation and checking. 0
 - Payload padding for very short transmit 0 frames.

Keywords

10gE, Ethernet MAC, MAC core, XGMII, VHDL, FPGA, 10G Ethernet PHY, Ethernet transceiver.

Block Diagram



core

MAC

receive

The code is written entirely in generic VHDL and is

thus portable to a variety of FPGAs. The code was

developed and tested on a Xilinx 7-series FPGA.

Elastic

Buffer

COM-5501SOFT

Target Hardware

Device Utilization Summary

Device: Xilinx Arti	x / -1 speed	
	XGMII only	XGMII +
		XAUI
Flip-Flops	1573	3305
LUTs	2016	3231
Block RAM/FIFO	0/8	0
DSP48A1s	0	0
GCLKs	2	1
DCMs/PLLs	0	1

PHY clock frequency: 156.25 MHz

FPGA Speed Grade

The code is compatible with Xilinx 7-series, -1 speed (slowest) for 10G operation with 156.25 MHz clock.

Interfaces

	USER INTERFACE	X	GMII INTERFACE	
$\rightarrow \rightarrow \rightarrow$	CLK SYNC_RESET CLK156g	XGMII DATA	XGMII_TXD(63:0) XGMII_TXC(7:0) XGMII_RXD(63:0)	$\rightarrow \rightarrow \checkmark \checkmark$
* * * *	MAC_TX_DATA(63:0) MAC_TX_DATA_VALID MAC_TX_EOF MAC_TX_CTS MAC DATA	PHY MON	XGMII_RXC(7:0) RESET_N	► →
+++++	MAC_RX_DATA(63:0) MAC_RX_DATA_VALID MAC_RX_SOF MAC_RX_EOF MAC_RX_FRAME_VALID MAC_RX_CTS	& CC	MDIO_OUT MDIO_OUT MDIO_IN MDIO_DIR	$\rightarrow \rightarrow \leftarrow \rightarrow$
** ****	MAC_ADDR(47:0) MAC_TX_CONFIG(7:0) MAC_RX_CONFIG(7:0) CONT PHY_RESET TEST_MODE(2:0) POWER_DOWN PHY_CONFIG_CHANGE PHY_STATUS(7:0) PHY_STATUS(7:0)	ROLS RNAL JS		
+ + + + + + +	PHY_ID(15:0) N_RX_FRAMES(15:0) N_RX_BAD_CRCS(15:0) N_RX_FRAMES_TOO_SHORT N_RX_FRAMES_TOO_LONG(N_RX_WRONG_ADDR(15:0) N_RX_LENGTH_ERRORS(15: RX_IPG(7:0)	Г(15:0) 15:0) 0)		

User Interface

The user interface comprises three primary signal groups: transmit data, receive data and monitoring & control. All signals are clock synchronous with a user-selected clock CLK (it does not have to be the same as the 156.25MHz PHY clock, although it generally is).

Elastic buffers can be included in both tx/rx directions at the user interface, at the user's discretion, either to cross clock domains from CLK to CLK156g, or for flow control reasons when one side of the interface is slower than the other.

In the Ethernet frame illustrated below, the user handles at least the dark blue section.

Destination Address	6 Bytes
Source Address	6 Bytes
Length / Type	2 Bytes
MAC payload data	1 - 9000 Bytes
Pad	up to min frame size (64 B)
Frame Check Sequence CRC	4 Bytes
	100014

The software inserts the pad and frame check sequence (CRC) fields automatically unless disabled by the user.

The software then encapsulates the tx frame into an Ethernet Packet by adding a preamble, start of frame delimiter and extension as needed.

User Interface

MAC receive interface	Description
signals	
MAC_RX_DATA(63:0)	contains up to 8 data bytes. Byte order: LSB byte was received first. The first byte of a frame (Destination address) is always aligned with the 64-bit word LSB.
	Note: short-frame zero padding and 4-byte CRC are always passed to the user.
MAC_RX_DATA _VALID(7:0)	'1' for each meaningful byte in MAC_RX_DATA. For example: 0x03 when the two LSB bytes of MAC_RX_DATA have meaning. Only valid values are 0x00,01,03,07,0F,1F,3F,7 F,FF.
MAC_RX_SOF	1 CLK pulse marking the first word in a frame
MAC_RX_EOF	1 CLK pulse marking the last (partial) word in a frame
MAC_RX_FRAME_VALID	'l' when the current frame passed all validity checks including the CRC check. The entire frame validity is confirmed at the end of frame when MAC_RX_FRAME VALID = 'l' and MAC_RX_EOF = 'l'
MAC_RX_CTS	'Clear To Send' input. The user application drives this flow control signal to indicates that it is ready to accept received words at the next clock period. Set to 'l' when the user application can handle the maximum throughput.
MAC transmit interface	Description
MAC_TX_DATA(63:0)	contains up to 8 data bytes. Byte order: LSB byte is transmitted first. The first byte of a frame (Destination address) must be aligned with the 64-bit word LSB.
MAC_TX_DATA	'1' for each meaningful
	3

_VALID(7:0)	byte in MAC_TX_DATA.
	For example: 0x03 when
	the two LSB bytes of
	MAC_TX_DATA have
	meaning.
	Only valid values are
	0x00,01,03,07,0F,1F,3F,7
	F,FF.
MAC_TX_SOF	1 CLK pulse marking the
	first word in a frame
MAC_TX_EOF	1 CLK pulse marking the
	last (partial) word in a
	frame
MAC_TX_CTS	'Clear To Send' input. The
	MAC drives this flow
	control signal to indicates
	that it is ready to accept
	user words at the next
	clock period.

CTS (clear to send, flow control to sender) CLK DATA_VALID (data valid/enable) DATA Sender generates data at rising edge Receiver reads data at rising edge

Throughout this document **CTS** refers to the flow control signal "Clear To Send". CTS is generated by the data sink to indicate it can process and/or store incoming data.

XGMII Interface

The COM-5501SOFT interfaces with an external 10G Ethernet PHY through a standard XGMII Media Independent Interface using 64-bit wide data words.

An external PHY is managed via a two-wire standard MDIO interface. The state machine *PHY_CONFIG.vhd* is fairly generic, but the actual registers values are specific to the Microsemi VSC8486-11 PHY integrated circuits. For any other PHY integrated circuits, the configuration register values must be customized manually.

XAUI Interface

VHDL components are also included to perform the translation between XGMII and XAUI signals

Configuration

Pre-synthesis configuration parameters

The following configuration parameters are set prior to synthesis in the generic section of the *COM5501.vhd* component declaration.

Generic	Description
PHY IC	The MDIO bus can be shared among
MDIO	several peripheral devices. The external
address	10G PHY is addressed through
Deseine	EXT_PHY_MDIO_ADDR
Maximum	Rytes Typically 1500 Rytes for regular
Transmission	frames or 9000 Bytes for jumbo frames
Unit (MTU)	A frame will be deemed invalid if its
	payload size exceeds this MTU value.
	Maximum: 16360
	RX_MTU
Receive	'l' to instantiate a receive output buffer
output buffer	to cross clock domains and discard bad
	trames.
	the low latency section)
	RX BUFFFR
	When enabled, the buffer size is
	defined by its address width
	RX_BUFFER_ADDR_NBITS.
	Data width is always 74 bits.
	Example: when by differed and notice - 10 the
	$RA_BOFFER_ADDR_NBITS = 10, unereceive buffer size is 74*2^{10} = 75776$
	bits
User clock	The user-supplied CLK serves as time
frequency	reference for internal timers/delays.
	Declare the frequency in MHz (156 for
	156.25 MHz, etc)
Transmit	CLK FREQUENCY Maximum Ethernat navlaad size in
Maximum	Bytes Typically 1500 Bytes for regular
Transmission	frames or 9000 Bytes for jumbo frames
Unit (MTU)	Maximum: 16360
	TX_MTU
Transmit	'1' to instantiate a transmit output buffer
output buffer	to cross clock domains and perform
	flow control.
	'0' for very low latency operation (see
	TX BUFFER
	When enabled, the buffer size is
	defined by its address width
	TX_BUFFER_ADDR_NBITS.
	Data width is always 73 bits.
MAC control	Enable(1)/Disable(0) a short transmit P_{2}
pause	PAUSE upon receiving a MAC control PAUSE message See 802 3-2015
	Clause 31.

MAC_CONTROL_PAUSE_ENABLE

Run-time configuration parameters

The user can set and modify the following controls at run-time. All controls are synchronous with the user-supplied global CLK.

MAC transmit	Description
configuration	
Auto-padding	1 = Automatic padding of short frames. Requires that auto-CRC insertion be enabled too. 0 = Skip padding. User is responsible for adding padding to meet the minimum 60 byte payload size.
Auto-CRC	1 = Automatic appending of 32-
	bit CRC at the end of the frame 0 = Skip CRC insertion. User is responsible for including the frame check sequence.
	MAC_IX_CONFIG(I)
MAC receive	Description
configuration	
MAC address	This network node 48-bit MAC address. The receiver checks incoming packets for a match between the destination address field and this MAC address. The user is responsible for selecting a unique 'hardware' address for each instantiation. Natural bit order: enter x0123456789ab for the MAC address 01:23:45:67:89:ab
Promiscuous mode	 1 = all valid frames are accepted, regardless of their destination address. 0 = destination addresses are checked.
Allow rx broadcast	0 = mark packets with the
packets	broadcast destination address FF:FF:FF:FF:FF:FF as invalid. 1 = accepts broadcast packets.
	MAC_RX_CONFIG(1)

Allow rx multi-cast packets	0 = mark packets with the multicast bit set in the destination address as invalid. 1 = accepts multicast packets.
	Destination addresses are identified as "multicast" when bit 0 of the destination most significant byte is '1'. For example 01:00:5E:xx:xx:xx or 33:33:xx:xx:xx.
	MAC_RX_CONFIG(2)
Check MTU	1 = mark frames with payload sizes greater than the user- specified MTU size (typically 1500 Bytes, or 9000 Bytes for jumbo frames) as invalid. 0 = No payload size verification MAC_TX_CONFIG(4)
PHY configuration	Description
PHY test mode	00 = normal mode (default) 01 = loopback mode (at the phy) 10 = remote loopback 11 = led test mode
PHY reset	1 = PHY software reset, 0 = no reset
PHY power down	1 = power down enabled 0 = disabled

To enact any PHY configuration, a pulse must be sent to PHY_CONFIG_CHANGE.

MAC Receive Packets Check

The MAC receive section performs the following checks on the incoming packets:

- frame size ≥ 64 bytes
- frame size <= 1518, 1522, 9018 or 9022 bytes depending on the presence of IEEE 802.1Q field and whether the user allows Jumbo frames.
- destination address matches the userspecified MAC address, or
- destination address is a broadcast or multicast address
- Frame check sequence (CRC) is verified.

When a receive output buffer is instantiated (RX_BUFFER = '1'), bad frames are automatically discarded.

When no receive output buffer is instantiated (RX_BUFFER = '0'), the user is responsible for discarding frames marked as invalid at the end of frame: MAC_RX_EOF = '1' and MAC_RX_DATA_VALID = '0'.

Low receive latency

Very low receive latency (4 clock periods = 25.6ns) can be achieved on the receive path. This requires

- Not instantiating a receive output buffer: set RX BUFFER = '0'
- Using the same 156.25 MHz synchronous clock for the PHY side (CLK156g) and user side (CLK)
- letting the user keep or discard the received frame at the end of frame. The COM5501.vhd component identifies any invalid frame at the end of frame when MAC_RX_EOF = '1' and MAC_RX_DATA_VALID = '0'.

Exclusions

Software Licensing

The COM-5501SOFT is supplied under the following key licensing terms:

- 1. A nonexclusive, nontransferable corporate license to use the VHDL source code internally, and
- 2. An unlimited, royalty-free, nonexclusive transferable license to make and use products incorporating the licensed materials, solely in bitstream format, on a worldwide basis.

The complete VHDL/IP Software License Agreement can be downloaded from http://www.comblock.com/download/softwarelicense.pdf

Reference documents

[1] IEEE Std. 802.3TM-2015 Relevant clauses:

- Clause 3: MAC frame and packet specifications
- Clause 4: Media Access Control
- Clause 31: MAC control pause

[2] Xilinx XAUI IP core, v12.2, Vivado design guide, PG053

[3] ComBlock COM-1800 FPGA + DDR3 SODIMM development platform http://www.comblock.com/com1800.html

[4] ComBlock COM-5104 10Gbits/s Ethernet Transceivers http://www.comblock.com/com5104.html

Configuration Management

The current software revision is 3.

Directory	Contents
/	Project files for various Xilinx ISE versions.
/doc	Specifications, user manual, implementation documents
/src	.vhd source code, .ucf constraint files, .pkg packages. One component per file.
/sim	Test benches
/bin	.ngc, .bit, .mcs configuration files
/use_example	use example for Xilinx Artix-7 FPGA with XAUI interface to a Microsemi 10G Ethernet PHY (VSC8486-11)

VHDL development environment

The VHDL software was developed using the following development environment:

Xilinx Vivado v2019 for synthesis and VHDL simulation.

Ready-to-use Hardware

Ready-to-use binary is included in the /bin folder for use on the following Comblock hardware modules:

- COM-1800 Xilinx Artix7-100T FPGA + DDR3 SODIMM + ARM development platform
- COM-5104 single-Port 10G Ethernet Transceiver

The relevant hardware schematics can be downloaded from

comblock.com/download/com_1800schematics.pdf
comblock.com/download/com_5104schematics.pdf

Acronyms

Directory	Contents
CTS	Clear To Send (flow control signal)
LSB	Least Significant Byte in a word
MSB	Most Significant Byte in a word
MTU	Maximum Transmission Unit (frame length)
RX	Receive
TX	Transmit

Top-Level VHDL hierarchy

Taui_wrapper_i : xaui_wrapper (xaui_wrapper.xci) (3)
XAUI2XGMII_001 : XAUI2XGMII(Behavioral) (xaui2xgmii.)
XAUI2XGMII_002 : XAUI2XGMII(Behavioral) (xaui2xgmii.)
SGMII2XAUI_001 : XGMII2XAUI(Behavioral) (xgmii2xaui.)
LFSR11P_001 : LFSR11P(behavior) (Ifsr11p.vhd) (1
LFSR11PROM_001 : LFSR11PROM(Behavioral
COM5501_001 : COM5501(Behavioral) (com5501.vhd)
PHY_CONFIG_001 : PHY_CONFIG(Behavioral) (ph)
MII_MI_001 : MII_MI(Behavioral) (MII_MI.vhd)
TX_CRC_001 : CRC32(Behavioral) (crc32.vhd) (2)
LUT1_001 : CRC32_LUT1(Behavioral) (crc32_I
LUT2_001 : CRC32_LUT2(Behavioral) (crc32_I
RX_CRC_001 : CRC32(Behavioral) (crc32.vhd) (2)
> 🔵 LUT1_001 : CRC32_LUT1(Behavioral) (crc32_l
> LUT2 001 CRC32 LUT2(Behavioral) (crc32 L

The code is stored with one, and only one, component per file.

The root entity (highlighted above) is *COM5501.vhd*. It comprises the tx and rx elastic buffers, tx state machine and tx packet construction.

The root also includes the following components:

- The *PHY_CONFIG.vhd* component to configure the PHY.
- The *CRC32.vhd*, instantiated twice, computes the CRC32 to be appended to tx packets and to check rx. The CRC32 computation is performed 64 data bits at a time for a maximum throughput of 10Gbits/s. This is the most time-critical circuit.

The components *XGMII2XAUI.vhd* and *XAUI2XGMII.vhd* translate the XGMII signals into a 4-lane XAUI interface. These are only needed when the FPGA transceiver speed is not sufficient to reach 10 Gbits/s (for example Xilinx Artix-7). The 10Gbits/s throughput is achieved through 4 parallel transceivers operating at 3.125 GHz.

Clock / Timing

The software uses one or two global clocks:

- A 156.25 MHz clock (CLK156g) generated by the PHY.

A user-supplied interface clock (CLK) to read and write packets from/to the MAC. CLK frequency can be independent of the PHY clock but should be high enough to support the expected data throughput. Using the same 156.25 MHz clock for the PHY and the MAC user helps minimize latency. See Low receive latency

Quick Start

This section describes a few tips to quickly establish a working, albeit simple, baseline.

Quick start using ComBlock modules

The purpose is to load the ready-to-use FPGA configuration for Ethernet MAC into off-the-shelf hardware consisting of a COM-1800 FPGA development platform and a COM-5104 plug-in 10G Ethernet adapter. The associated source code is in the folder /use_example/src/.

Connect the SFP+ transceiver and the fiber/coax LAN cable between the ComBlock SFP+ connector and a PC.

FPGA programming:

Connect a USB cable between a PC and the COM-1800. Power up the assembly. From the ComBlock Control Center software, detect the modules \aleph .

Click on the swiss army knife button Sand program the ready-to-use FPGA firmware COM1800 TOP.bit located in /use example/bin/

FPGA configuration:

From the ComBlock Control Center, click on the settings button and make sure all control registers are set to 00.

LINK check: LED D2 will blink upon receiving Ethernet frames, whereas LED D3 will blink upon transmitting.

Receive check:

From the ComBlock Control Center, click on the **1** status button.

A description of the status registers is found <u>here</u>.

For example:

Status Reg	All I	registe ters	er values in	HEX
Register	0	:01	Register	10: 39
Register	1	:F1	Register	11: 86
Register	2	: 1D	Register	12: 84
Register	3	:00	Register	13:00
Register	4	: 1F	Register	14:00
Register	5	: 93	Register	15: 3F
Register	6	: 10	Register	16: 7F
Register	7	:00	Register	17: E2
Register	8	:00	Register	18:00
Register	9	:07	Register	19: 00
ſ		cla		

Start a LAN analyzer like Wireshark on the PC.

<u>Transmit check</u>: the LAN analyzer will detect short broadcast messages sent by the ComBlock once every second. This frame is defined in the *COM1800_TOP.vhd* component.

<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>G</u> o	<u>С</u> ар	ture	A	nalyz	e g	<u>S</u> tati	stics	Т	eleph	non <u>y</u>	<u>W</u> ir	eles	;]	<u> T</u> oo
		۱	010	×	C	٩	æ		2	Ŷ	ł	Ţ		Ð,	Q	۹	1
	Apply a c	lisplay filte	er <	Ctrl-/	>												
No.		Time		Sour	rce					Dest	inati	on	Prot	ocol	Le	ngth	
	75	67.893	374	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	76	68.891	804	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	77	69.890	316	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	78	70.888	671	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	79	71.887	152	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	80	72.885	578	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	81	73.8840	009	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	82	74.882	388	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	83	75.880	838	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	84	76.879	310	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	85	77.877	693	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	86	78.876	174	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	87	79.874	598	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	88	80.872	988	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	89	81.8714	465	Cis	co-l	.i_c	a:bb	:a3		Bro	adc	ast	ARP				60
	90	82.869	905	Cis	co-l	.i_c	a:bb	:a3		Bro	adci	ast	ARP				60
	91	83.868	328	Cis	co-l	.i_c	a:bb):a3		Bro	adci	ast	ARP				60
	92	84.866	718	Cis	co-L	.i_c	a:bb):a3		Bro	adc	ast	ARP				60
	93	85.865	134	Cis	co-L	.i_c	a:bb):a3		Bro	adc	ast	ARP				60
	94	86.863	626	Cis	co-L	i c	a:bb):a3		Bro	adci	ast	ARP				60

Quick start with VHDL simulation

Several testbenches located in the /sim directory can be used to validate the VHDL code. Some focus on detailed areas (CRC32, MDIO timing, PHY configuration), while others create stimulus to exercise the entire Ethernet MAC.

The easiest way to start is to use the Xilinx Vivado tools which include a VHDL simulator.



Under "Simulation Sources", highlight one of the testbenches, right-click "Set as top" and click on the run simulation button.

For example, the tbCOM5501.vhd testbench sends an Ethernet frame to the XGMII where it is looped back. This allows one to visualize the PHY interface signals, padding and CRC insertion by the MAC layer and the frame verification upon reception.

The SIMULATION constant (typically at the tope level) should be set to '1' to enable configurations specific to the VHDL simulation, shorten long timers for example. These constants should revert to '0' prior to synthesis.

Xilinx-specific code

The VHDL source code between the XGMII interface and the MAC user interface is written in generic VHDL and is thus portable to any FPGA capable of sustaining the 156.25 MHz clock speed.

The component between the XAUI interface and the external PHY is FPGA-specific. The code example uses the Xilinx 7 series transceivers IP core configured as XAUI and is thus specific to the 7-series Xilinx family of FPGAs.

For Vivado 2019, the Xilinx 7 series transceivers core is configured as follows:

7 Series FPGAs Transceivers Wizard (3.6)

Occumentation	IP Location	C Switch t	o Defa	ults	
Component Name	e xaui_wrapper				
GT Selection	Line Rate, RefCl	k Selection	End	cod	
Artix 7 GTP Please use	Silicon revision s v2.4 of this wiza	supported by rd to program	/ this IP m Initia	co I ES	
GT Type					
GT Type	GTP 🗸				
Shared Logic					
Select whe reset logi	ether the transcei c are included in 1	ver quad PL the core itse	L, trans If or in	sce the	
	le Shared Logic ir	a core			
	le Shared Logic ir	n example d	esign		
Component Name	aui wranner				
GI Selection	e Rate, Refuik Se	election		ig and Clocking	Comm
Protocol xaui		~			
тх					
Line Rate (Gb)	ps) 3.125		\otimes	[0.5 - 3.75]	TX off
Reference Clo	ck (MHz) 156.25	50	~	Range: 60660	
gt row Top Row	✓ Use Co	ommon DRf	5		

component Name xaui_wrapper							
GT Selection Line Rate, RefCl	k Selection Encod	ing and Clocking	Comma Alignment	and Equalization PC			
тх		RX					
External Data Width (Bits)	16	~	External Data Width	(Bits) 16			
Encoding	8B/10B	~	Decoding	8B/10B			
Internal Data Width (Bits)	20	~	Internal Data Width	(Bits) 20			
Use DRP DRP/System Clock Frequency (MHz) 156 [0.0 - 156.0] Optional Ports							
TXBYPASS8B10B TXCHARDISPMODE TXCHARDISPVOL RXCHARISCOMMA RXCHARISK RXSTARTOFSEQ Synchronization and Clocking							
тх		RX					
Enable TX Buffer State							
TX Buffer Bypass Mode	Manual	✓ RX B	uffer Bypass Mode 🛛	Auto 🗸			
TXUSRCLK Source	TXOUTCLK	✓ RXU	SRCLK Source	TXOUTCLK v			
TXOUTCLK Source	Use TXPLLREFC	RXO	UTCLK Source	Use RXPLLREFCLK			

For Vivado 2018.3 and earlier, the Xilinx XAUI core is configured as follows:

1. in the Vivado project, click on IP Catalog Flow Navigator



 In the IP Catalog, select the Communication & Networking | Ethernet | XAUI core
 PROJECT MANAGER - project_1



3. Customize the XAUI core. Select the DCLK dedicated clock frequency to be the FPGA reference oscillator frequency (in the example code 10 MHz clock)

Component Name	e xaui_0							
Configuration	Shared Logic							
Management Options								
	MDIO Management							
Data Rate								
) 10 Gb	● 10 Gb/s ○ 20 Gb/s							
Transceiver Op	Transceiver Options							
XAUI Core	Lane0	GT Channel 0	~					
XAUI Core	Lane1	GT Channel 1	~					
XAUI Core	Lane2	GT Channel 2	~					
XAUI Core	Lane3	GT Channel 3	~					
DRP Clock	Frequency (MHz)	10	\otimes					
Additio	nal transceiver control and statu	s ports						

4. In the shared logic tab, select "include shared logic"



- 5. OK to complete the configuration.
- 6. Open \project_1\project_1.ip_user_files\ip\ xaui_0\xaui_0.vho to cut and paste the component declaration and component instantiation into the VHDL top level.

```
------Begin Cut here for COMPONENT Declaration -
COMPONENT xaui_0
PORT (
    dclk : IN STD_LOGIC;
    clk156_out : OUT STD_LOGIC;
----------Begin Cut here for INSTANTIATION Template
your_instance_name : xaui_0
PORT MAP (
    dclk => dclk,
    reset => reset,
    clk156_out => clk156_out,
```

Use example

A Xilinx Vivado project is provided in the /use_example/project_1/ folder. It serves two purposes:

(a) as a VHDL source code example, and
(b) as ready-to-use code on the ComBlock COM-1800 + COM-5104 development platforms.

The ComBlock control center provides a Graphical User Interface to set control registers and monitor status.

Control registers

Parameters	Configuration
Internal/External frequency	0 = internal TCXO as frequency reference.
reference	1 = external. Use the 10 MHz clock externally supplied through the J6 coaxial connector as frequency reference.
	CREG0(7)
XGMII local loopback	1 = loopback the XGMII transmit words to the XGMII receive input in the Xilinx
	0 = no loopback
	CREG1(0)
PHY local loopback	1 = loopback the transmit path to the receive input at the PHY
	0 = no loopback
	CREG1(1)
PHY power down	CREG1(4)
PHY soft reset	CREG1(6)

Status Registers

Parameters	Monitoring
Hardware self-	At power-up, the hardware platform
check	performs a quick self check. The result
	is stored in status registers SREG0-9
	Properly operating hardware will
	result in the following sequence being
	displayed:
	01 F1 1D xx 1F 93 10 00 00 07.
10G transceiver	bit0: LASI
status	bit1: Rx link activity
	bit2: Tx link activity
	bit3: SFP+ALARM
	bit4: power good +1.2V
	bit5: power good +3.3V
	Expecting 0011 0xx0
	SREG(10)

10G transceiver	VSC8486-11 PHY ID read over
PHY ID	MDIO.
	Expecting 0x8486
	SREG11(LSB) -SREG12(MSB)
10G transceiver	Expecting 0x0F
SFP+ status	SREG13
10G transceiver	bit0: all PHY XAUI rx lanes in sync
XAUI status	bit1: PHY XAUI rx PLL in lock
	bit2: PHY XAUI rx lane0 signal
	present
	bit3: PHY XAUI rx lane1 signal
	present
	bit4: PHY XAUI rx lane2 signal
	present
	bit5: PHY XAUI rx lane3 signal
	present
	Expecting 0x3F
	SREG14
FPGA XAUI	bit5: FPGA XAUI receiver is
status	synchronized across all 4 lanes
	Expecting 0x20
	SREG15
Number of	16-bit counter
received frames	SREG17(LSB)-SREG18(MSB)
Number of	16-bit counter
frames with bad CRC	SREG19(LSB)-SREG20(MSB)
Inter Packet	InterPacket Gap (in Bytes) between
Gap	the last two successive packets (min is
	typically 12 Bytes, but can be as low
	as 5 Bytes for 10G)
	SREG21
Local MAC	Displays the 48-bit MAC address
address	generated from the FPGA DNA_ID.
	SREG22(MSB)-27(LSB)

ComBlock Compatibility List

 FPGA development platform

 COM-1800
 FPGA + DDR3 SODIMM socket + GbE + ARM development platform

 Network adapter

 COM-5104
 1-port 10 Gigabit Ethernet Transceiver

 Software

 COM-5502SOFT
 Low-latency IP/TCP Server/UDP for 10G Ethernet, VHDL Source / IP Core

 COM-5503SOFT
 Low-latency IP/TCP Client/UDP for 10G Ethernet, VHDL Source / IP Core

ComBlock Ordering Information

COM-5501SOFT 10G Ethernet MAC, VHDL SOURCE CODE

ECCN: EAR99

MSS • 845 Quince Orchard Boulevard Ste N • Gaithersburg, Maryland 20878-1676 • U.S.A. Telephone: (240) 631-1111 E-mail: sales@comblock.com