

TABLE OF CONTENTS

MAIN.....	1	FPGA 0/1.....	6
CONNECTORS.....	2	MICRO.....	7
DDR2.....	3	POWER1.....	8
FPGA 2 CONFIG.....	4	POWER2.....	9
FPGA 3 DDR2.....	5	USB.....	10

General Layout Notes:
 - use c0603 for all 0603
 - use RC0402 for all 0402
 - Label all TPs' names on SST

AK / AZ


Mobile Satellite Services
 18221A Flower Hill Way
 Gaithersburg, MD 20879
 USA

Title
COM-1500 / MAIN


Size A	Document Number Y10008	Rev 1
-----------	----------------------------------	----------

Date: Friday, February 25, 2011 Sheet 1 of 10

HIGH-SPEED LVDS I/Os



MONITORING & CONTROL



Left Side Connector

PCB TOP SIDE			PCB BOTTOM SIDE		
LEFT_CONN A1 (LA1N)	1	A1	B1	50 LEFT_CONN B1 (LB1N)	B1
LEFT_CONN A2 (LA1P)	2	A2	B2	51 LEFT_CONN B2 (LB1P)	B2
LEFT_CONN A3 (LA2N)	3	A3	B3	52 LEFT_CONN B3 (LB2N)	B3
LEFT_CONN A4 (LA2P)	4	A4	B4	53 LEFT_CONN B4 (LB2P)	B4
LEFT_CONN A5 (LA3N)	5	A5	B5		
LEFT_CONN A6 (LA3P)	6	A6	B6	55 LEFT_CONN B6 (LB3N)	B6
LEFT_CONN A7 (LA4N)	7	A7	B7	56 LEFT_CONN B7 (LB3P)	B7
LEFT_CONN A8 (LA4P)	8	A8	B8	57 LEFT_CONN B8 (LB4N)	B8
LEFT_CONN A9 (LA5N)	9	A9	B9	58 LEFT_CONN B9 (LB4P)	B9
LEFT_CONN A10 (LA5P)	10	A10	B10	59 LEFT_CONN B10 (LB5N)	B10
LEFT_CONN A11 (LA6N)	11	A11	B11	60 LEFT_CONN B11 (LB5P)	B11
LEFT_CONN A12 (LA6P)	12	A12	B12	61 LEFT_CONN B12 (LB6N)	B12
LEFT_CONN A13 (LA7N)	13	A13	B13	62 LEFT_CONN B13 (LB6P)	B13
LEFT_CONN A14 (LA7P)	14	A14	B14	63 LEFT_CONN B14 (LB7N)	B14
LEFT_CONN A15 (LA8N)	15	A15	B15	64 LEFT_CONN B15 (LB7P)	B15
LEFT_CONN A16 (LA8P)	16	A16	B16	65 LEFT_CONN B16 (LB8N)	B16
LEFT_CONN A17 (LA9N)	17	A17	B17	66 LEFT_CONN B17 (LB8P)	B17
LEFT_CONN A18 (LA9P)	18	A18	B18	67 LEFT_CONN B18 (LB9N)	B18
LEFT_CONN A19 (LA10N)	19	A19	B19	68 LEFT_CONN B19 (LB9P)	B19
LEFT_CONN A20 (LA10P)	20	A20	B20		
LEFT_CONN A21 (LA11N)	21	A21	B21	70 LEFT_CONN B21 (LB10N)	B21
LEFT_CONN A22 (LA11P)	22	A22	B22	71 LEFT_CONN B22 (LB10P)	B22
LEFT_CONN A23 (LA12N)	23	A23	B23	72 LEFT_CONN B23 (LB11N)	B23
LEFT_CONN A24 (LA12P)	24	A24	B24	73 LEFT_CONN B24 (LB11P)	B24
LEFT_CONN A25 (LA13N)	25	A24	B25	74 LEFT_CONN B25 (LB12N)	B25
LEFT_CONN A26 (LA13P)	26	A25	B26	75 LEFT_CONN B26 (LB12P)	B26
LEFT_CONN A27 (LA14N)	27	A26	B27	76 LEFT_CONN B27 (LB13N)	B27
LEFT_CONN A28 (LA14P)	28	A27	B28	77 LEFT_CONN B28 (LB13P)	B28
LEFT_CONN A29 (LA15N)	29	A28	B29	78 LEFT_CONN B29 (LB14N)	B29
LEFT_CONN A30 (LA15P)	30	A29	B30	79 LEFT_CONN B30 (LB14P)	B30
LEFT_CONN A31 (LA16N)	31	A30	B31		
LEFT_CONN A32 (LA16P)	32	A31	B32	81 LEFT_CONN B32 (LB15N)	B32
LEFT_CONN A33 (LA17N)	33	A32	B33	82 LEFT_CONN B33 (LB15P)	B33
LEFT_CONN A34 (LA17P)	34	A33	B34	83 LEFT_CONN B34 (LB16N)	B34
LEFT_CONN A35 (LA18N)	35	A34	B35	84 LEFT_CONN B35 (LB16P)	B35
LEFT_CONN A36 (LA18P)	36	A35	B36	85 LEFT_CONN B36 (LB17N)	B36
LEFT_CONN A37 (LA19N)	37	A36	B37	86 LEFT_CONN B37 (LB17P)	B37
LEFT_CONN A38 (LA19P)	38	A37	B38	87 LEFT_CONN B38 (LB18N)	B38
LEFT_CONN A39 (LA20N)	39	A38	B39	88 LEFT_CONN B39 (LB18P)	B39
LEFT_CONN A40 (LA20P)	40	A39	B40	89 LEFT_CONN B40 (LB19N)	B40
LEFT_CONN A41 (LA21N)	41	A40	B41	90 LEFT_CONN B41 (LB19P)	B41
LEFT_CONN A42 (LA21P)	42	A41	B42		
LEFT_CONN A43 (LA22N)	43	A42	B43	92 LEFT_CONN B43 (LB20N)	B43
LEFT_CONN A44 (LA22P)	44	A43	B44	93 LEFT_CONN B44 (LB20P)	B44
LEFT_CONN A45 (LA23N)	45	A44	B45	94 LEFT_CONN B45 (LB21N)	B45
LEFT_CONN A46 (LA23P)	46	A45	B46	95 LEFT_CONN B46 (LB21P)	B46
LEFT_CONN A47 (LA24N)	47	A46	B47	96 LEFT_CONN B47 (LB22N)	B47
LEFT_CONN A48 (LA24P)	48	A47	B48	97 LEFT_CONN B48 (LB22P)	B48
M&C_1 (LEFT_RX)	49	A48	B49	98 M&C_2 (LEFT_TX)	B49

98-PIN STRADDLE MOUNT CONNECTOR

NWE49DHRN-T941

Layout Note:
Place large ground vias near the connectors' ground pins

{LA20 through 24 available only with option -B. LX150}

Right Side Connector


PCB TOP SIDE			PCB BOTTOM SIDE		
RIGHT_CONN A1 (RA1N)	50	B1	1	RIGHT_CONN B1 (RB1N)	B1
RIGHT_CONN A2 (RA1P)	51	B2	2	RIGHT_CONN B2 (RB1P)	B2
RIGHT_CONN A3 (RA2N)	52	B3	3	RIGHT_CONN B3 (RB2N)	B3
RIGHT_CONN A4 (RA2P)	53	B4	4	RIGHT_CONN B4 (RB2P)	B4
RIGHT_CONN A5 (RA3N)	54	B5	5		
RIGHT_CONN A6 (RA3P)	55	B6	6	RIGHT_CONN B6 (RB3N)	B6
RIGHT_CONN A7 (RA4N)	56	B7	7	RIGHT_CONN B7 (RB3P)	B7
RIGHT_CONN A8 (RA4P)	57	B8	8	RIGHT_CONN B8 (RB4N)	B8
RIGHT_CONN A9 (RA5N)	58	B9	9	RIGHT_CONN B9 (RB4P)	B9
RIGHT_CONN A10 (RA5P)	59	B10	10	RIGHT_CONN B10 (RB5N)	B10
RIGHT_CONN A11 (RA6N)	60	B11	11	RIGHT_CONN B11 (RB5P)	B11
RIGHT_CONN A12 (RA6P)	61	B12	12	RIGHT_CONN B12 (RB6N)	B12
RIGHT_CONN A13 (RA7N)	62	B13	13	RIGHT_CONN B13 (RB6P)	B13
RIGHT_CONN A14 (RA7P)	63	B14	14	RIGHT_CONN B14 (RB7N)	B14
RIGHT_CONN A15 (RA8N)	64	B15	15	RIGHT_CONN B15 (RB7P)	B15
RIGHT_CONN A16 (RA8P)	65	B16	16	RIGHT_CONN B16 (RB8N)	B16
RIGHT_CONN A17 (RA9N)	66	B17	17	RIGHT_CONN B17 (RB8P)	B17
RIGHT_CONN A18 (RA9P)	67	B18	18	RIGHT_CONN B18 (RB9N)	B18
RIGHT_CONN A19 (RA10N)	68	B19	19	RIGHT_CONN B19 (RB9P)	B19
RIGHT_CONN A20 (RA10P)	69	B20	20		
RIGHT_CONN A21 (RA11N)	70	B21	21	RIGHT_CONN B21 (RB10N)	B21
RIGHT_CONN A22 (RA11P)	71	B22	22	RIGHT_CONN B22 (RB10P)	B22
RIGHT_CONN A23 (RA12N)	72	B23	23	RIGHT_CONN B23 (RB11N)	B23
RIGHT_CONN A24 (RA12P)	73	B24	24	RIGHT_CONN B24 (RB11P)	B24
RIGHT_CONN A25 (RA13N)	74	B25	25	RIGHT_CONN B25 (RB12N)	B25
RIGHT_CONN A26 (RA13P)	75	B26	26	RIGHT_CONN B26 (RB12P)	B26
RIGHT_CONN A27 (RA14N)	76	B27	27	RIGHT_CONN B27 (RB13N)	B27
RIGHT_CONN A28 (RA14P)	77	B28	28	RIGHT_CONN B28 (RB13P)	B28
RIGHT_CONN A29 (RA15N)	78	B29	29	RIGHT_CONN B29 (RB14N)	B29
RIGHT_CONN A30 (RA15P)	79	B30	30	RIGHT_CONN B30 (RB14P)	B30
RIGHT_CONN A31 (RA16N)	80	B31	31		
RIGHT_CONN A32 (RA16P)	81	B32	32	RIGHT_CONN B32 (RB15N)	B32
RIGHT_CONN A33 (RA17N)	82	B33	33	RIGHT_CONN B33 (RB15P)	B33
RIGHT_CONN A34 (RA17P)	83	B34	34	RIGHT_CONN B34 (RB16N)	B34
RIGHT_CONN A35 (RA18N)	84	B35	35	RIGHT_CONN B35 (RB16P)	B35
RIGHT_CONN A36 (RA18P)	85	B36	36	RIGHT_CONN B36 (RB17N)	B36
RIGHT_CONN A37 (RA19N)	86	B37	37	RIGHT_CONN B37 (RB17P)	B37
RIGHT_CONN A38 (RA19P)	87	B38	38	RIGHT_CONN B38 (RB18N)	B38
RIGHT_CONN A39 (RA20N)	88	B39	39	RIGHT_CONN B39 (RB18P)	B39
RIGHT_CONN A40 (RA20P)	89	B40	40	RIGHT_CONN B40 (RB19N)	B40
RIGHT_CONN A41 (RA21N)	90	B41	41	RIGHT_CONN B41 (RB19P)	B41
RIGHT_CONN A42 (RA21P)	91	B42	42		
RIGHT_CONN A43 (RA22N)	92	B43	43	RIGHT_CONN B43 (RB20N)	B43
RIGHT_CONN A44 (RA22P)	93	B44	44	RIGHT_CONN B44 (RB20P)	B44
RIGHT_CONN A45 (RA23N)	94	B45	45	RIGHT_CONN B45 (RB21N)	B45
RIGHT_CONN A46 (RA23P)	95	B46	46	RIGHT_CONN B46 (RB21P)	B46
RIGHT_CONN A47 (RA24N)	96	B47	47	RIGHT_CONN B47 (RB22N)	B47
RIGHT_CONN A48 (RA24P)	97	B48	48	RIGHT_CONN B48 (RB22P)	B48
M&C_4 (RIGHT_TX)	98	B49	49	M&C_3 (RIGHT_RX)	B49

98-PIN STRADDLE MOUNT CONNECTOR

NWE49DHRN-T941

Note to User:
'A' NETS are always on the top side physically of the PCB and 'B' on the bottom, contrary to the Right side connector's pin (not net) names.

GAIN CONTROL DAC



Layout Note:
DAC should be placed near left connector J6

Gain DAC adjacent to B13 on the bottom of the J6 Left Connector

AK / AZ	
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 JSA	
Title COM-1500 / CONNECTORS	
Size B	Document Number Y10008
Date: Friday, February 25, 2011	Sheet 2 of 10
	Rev 1

Clock Enables and ODT signals must remain LOW during initialization => FPGA HSWAP_EN must be enabled
 Layout note: split to CK0/CK1 pins into two equal-length branches near FPGA. Place 100 Ohm and 5pF differential termination at the split. Ref: Micron TN4720 App Note

- 3 SDRAM_A[0-14]
- 3 SDRAM_STRB[0-15]
- 3 SDRAM_CMD[1-8]
- 3 SDRAM_ODT[0-1]
- 3 SDRAM_WDM[0-3]
- 3 SDRAM_CLK[0-3]
- 3 SDRAM_MISC[0-3]

Unregistered dual-rank DIMMs use both CK0/CK1 but not enough FPGA I/Os.
 SODIMM presence detect


Word (not byte) data mask. Write to a given 16-bit word is inhibited when high (masked)..

Second part of the resistor divider to lower the 3.3V signals from the FPGA to 1.8V.



Layout note: Place 59Rs close to SODIMM socket. Replace with resistor array if it simplifies trace routing.

Differential Data Strobe (DQS) traces routed close and inline with corresponding data byte (DQ) signals.

- 3 SDRAM_VREF



DDR2-SDRAM






AK / AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title COM-1500 / DDR2 SODIMM		
Size B	Document Number Y10008	Rev 1
Date: Monday, December 19, 2011	Sheet 3	of 10

SDRAM_CLK0 {CK0 P}		H4
SDRAM_CLK1 {CK0 N}		H3
SDRAM_DQ53		D2
SDRAM_STRB8 {DQS4 P}		H2
SDRAM_STRB9 {DQS4 N}		H1
SDRAM_STRB11 {DQS5 N}		H5
SDRAM_DQ62		K6
SDRAM_DQ63		F3
SDRAM_STRB0 {DQS0 P}		K3
SDRAM_STRB1 {DQS0 N}		J4
SDRAM_STRB10 {DQS5 P}		H6
SDRAM_STRB12 {DQS6 P}		E3
SDRAM_STRB13 {DQS6 N}		E1
SDRAM_ODT0		G4
SDRAM_ODT1		C1
SDRAM_DQ54		D1
SDRAM_STRB14 {DQS7 P}		G6
SDRAM_STRB15 {DQS7 N}		F5
SDRAM_STRB4 {DQS2 P}		L3
SDRAM_STRB5 {DQS2 N}		L1
SDRAM_STRB6 {DQS3 P}		T2
SDRAM_STRB7 {DQS3 N}		T1
SDRAM_DQ0		N3
SDRAM_DQ1		N1
SDRAM_DQ2		M2
SDRAM_DQ3		M1
SDRAM_DQ4		J3
SDRAM_DQ5		J1
SDRAM_DQ6		K2
SDRAM_DQ7		K1
SDRAM_DQ8		P2
SDRAM_DQ9		P1
SDRAM_DQ10		R3
SDRAM_DQ11		R1
SDRAM_DQ12		U3
SDRAM_DQ13		U1
SDRAM_DQ14		V2
SDRAM_DQ15		V1
SDRAM_STRB2 {DQS1 P}		K5
SDRAM_STRB3 {DQS1 N}		K4
SDRAM_DQ55		F2
SDRAM_DQ56		G3
SDRAM_DQ57		G1
SDRAM_DQ58		F1
SDRAM_DQ59		L4
SDRAM_DQ60		M3
SDRAM_DQ61		J6

MCB 3 Interface	
IO_L46P_M3CLK_3	H4
IO_L46N_M3CLKN_3	H3
IO_L53P_M3CKE_3	D2
IO_L47P_M3A0_3	H2
IO_L47N_M3A1_3	H1
IO_L49N_M3A2_3	H5
IO_L45P_M3A3_3	H6
IO_L51N_M3A4_3	H6
IO_L44P_GCLK21_M3A5_3	H6
IO_L44N_GCLK20_M3A6_3	H6
IO_L49P_M3A7_3	H6
IO_L52P_M3A8_3	H6
IO_L52N_M3A9_3	H6
IO_L51P_M3A10_3	H6
IO_L54N_M3A11_3	H6
IO_L53N_M3A12_3	H6
IO_L55P_M3A13_3	H6
IO_L55N_M3A14_3	H6
IO_L39P_M3LDQS_3	L3
IO_L39N_M3LDQSN_3	L1
IO_L34P_M3UDQS_3	T2
IO_L34N_M3UDQSN_3	T1
IO_L37P_M3DQ0_3	N3
IO_L37N_M3DQ1_3	N1
IO_L38P_M3DQ2_3	M2
IO_L38N_M3DQ3_3	M1
IO_L41P_GCLK27_M3DQ4_3	J3
IO_L41N_GCLK26_M3DQ5_3	J1
IO_L40P_M3DQ6_3	K2
IO_L40N_M3DQ7_3	K1
IO_L36P_M3DQ8_3	P2
IO_L36N_M3DQ9_3	P1
IO_L35P_M3DQ10_3	R3
IO_L35N_M3DQ11_3	R1
IO_L33P_M3DQ12_3	U3
IO_L33N_M3DQ13_3	U1
IO_L32P_M3DQ14_3	V2
IO_L32N_M3DQ15_3	V1
IO_L43P_GCLK23_M3RASN_3	K5
IO_L43N_GCLK22_IRDY2_M3CASN_3	K4
IO_L50P_M3WE_3	F2
IO_L48P_M3BA0_3	G3
IO_L48N_M3BA1_3	G1
IO_L50N_M3BA2_3	F1
IO_L42N_GCLK24_M3LDM_3	L4
IO_L42P_GCLK25_TRDY2_M3UDM_3	M3
IO_L45N_M3ODT_3	J6

FPGA
Bank 3

Supply	
VCCO_3_01	C2
VCCO_3_02	F4
VCCO_3_03	F6
VCCO_3_04	G2
VCCO_3_05	J5
VCCO_3_06	L2
VCCO_3_07	L7
VCCO_3_08	N5
VCCO_3_09	R2
VCCO_3_10	U5
VCCO_3_11	W2
IO_L2P_3	W3
IO_L2N_3	W1
IO_L7P_3	P8
IO_L7N_3	P7
IO_L8P_3	P6
IO_L8N_3	P5
IO_L9P_3	T4
IO_L9N_3	T3
IO_L10P_3	U4
IO_L10N_3	V3
IO_L11P_3	N6
IO_L11N_3	N7
IO_L23P_3	M7
IO_L23N_3	M8
IO_L24P_3	R4
IO_L24N_3	P4
IO_L25P_3	M6
IO_L25N_3	L6
IO_L26P_3	P3
IO_L26N_3	N4
IO_L58P_3	D5
IO_L58N_3	E4
IO_L59P_3	J7
IO_L59N_3	H8
IO_L60P_3	B2
IO_L60N_3	B1
IO_L80P_3	G7
IO_L80N_3	F7
IO_L81P_3	D3
IO_L81N_3	C4
IO_L82P_3	E5
IO_L82N_3	E6
IO_L1P_3	Y2
IO_L31P_3	M5
IO_L54P_M3RESET_3	C3
IO_L57P_3	K7
IO_L83P_3	A2
IO_L1N_VREF_3	Y1
IO_L31N_VREF_3	M4
IO_L57N_VREF_3	K8
IO_L83N_VREF_3	B3




FPGA bank3 for timing-critical bi-directional DDR2 1.8V signals

XC6SLX150-2FGG484C


Layout Note:
Pins can be rearranged to optimize layout,
must maintain diff. pairs and gclks.

Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title COM-1500 / FPGA BANK3 DDR2		
Size A	Document Number Y10008	Rev 1
Date: Friday, February 25, 2011	Sheet 5	of 10


HIGH-SPEED LVDS I/Os




Miscellaneous Digital I/O



High-speed SPI to ARM microcontroller







Layout Note: R55 is a low priority placement near the FPGA




FPGA Bank 0

Global Clocks



Layout Note: All labeled (P & N) connector nets are 100ohm Z matched LVDS differential pairs

Sensitive Input Clock Traces



Layout Note: Place all capacitors for the Sensitive Input Clock Traces close to FPGA pins in such a way as to minimize the impact on the layout of labeled differential traces




Table with company information: AK / AZ Mobile Satellite Services, 18221A Flower Hill Way, Gaithersburg, MD 20879, USA. Title: COM-1500 / FPGA BANKS 0/1. Document Number: Y10008. Date: Friday, February 25, 2011. Sheet 6 of 10.

+5V Supply 3A max
Green Terminal Block
OPERATIONAL RANGE: 4.75 - 5.5V


Filter

Reverse Voltage Protection

Transient Voltage Suppression

Over Voltage Protection (5.85V, 1.5A)

Layout Note:
 FR4, Q1, Q2 & Q4 must be placed and routed for a high current throughput.




Main Power Supply Enable


PWR_CTRL2 (D +3.3V)

Power Good Indicator



PGOOD1 (ARM +3.3V)



PCB Mounting Holes




Power Requirements	COMP	V	mA
FPGA	+3.3	300	
MICRO	+3.3	90	
NAND	+3.3	50	
USB	+3.3	50	
DAC	+3.3	60	
DDR2	+1.8	2835 (300 MHz)	
FPGA	+1.2	5000 max	




AK / AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title COM-1500 / POWER1		
Size B	Document Number Y10008	Rev 1
Date: Wednesday, March 09, 2011	Sheet 8	of 10


Layout Note:
Place cap as close as possible to Vcc supply pin




Layout Note:
Place cap as close as possible to Vcc supply pin



Main Power Supply Enable



Power Good Indicators




AZ	
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA	
Title COM-1500/POWER2	
Size B	Document Number Y10008
Date: Friday, February 25, 2011	Sheet 9 of 10
Rev 1	


J1: Primary USB Port

- High Speed Data Transfer
- Standard Comblock Monitoring and Control (using driver)
- May be connected simultaneously with Developer's USB Port
- High Speed Mini-USB Connection (up to 480 Mbps)

Layout Note:
Place ferrite bead close to USB PHY



1.8V Supply Pins are Outputs,
Only connected to decoupling capacitors



Layout Note:
D+ & D- are 90 ohm differential traces

Layout Note:
USB_CLKOUT is a highly sensitive trace, route accordingly. (Z = 50ohm)

Layout Note:
USB connector should be in the same location as the COM4410 USB

Note:
OTG and Host capabilities are disabled.
All USB connectivity on the COM-1500 is limited to USB device only.

AK		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title		
COM-1500 / USB		
Size A	Document Number Y10008	Rev 1
Date:	Friday, February 25, 2011	Sheet 10 of 10