


### TABLE OF CONTENTS

MAIN.....	1	MICRO.....	5
CONNECTORS.....	2	POWER.....	6
DDR2.....	3	USB.....	7
FPGA.....	4		

General Layout Notes:  
 - use c0603 for all 0603  
 - use RC0402 for all 0402  
 - Label all TPs' names on SST

AK		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title <b>COM-1600 / MAIN</b>		
Size A	Document Number <b>Y10001</b>	Rev 2
Date: Monday, June 13, 2011	Sheet	1 of 7


Left Side Connector



98-PIN STRADDLE MOUNT CONNECTOR

Layout Note:  
Place large ground vias near the connectors' ground pins


Note to User:  
Both connectors are connected to the FPGA by groups of 16 for each of 4 high speed channels



FPGA Bank 0


Layout Note:  
All labeled (P & N) connector nets are 100ohm Z matched LVDS differential pairs

Right Side Connector




98-PIN STRADDLE MOUNT CONNECTOR

Layout Note:  
\*A' Nets are always on the top side physically of the PCB and 'B' on the bottom, contrary to the Right side connector's pin (not net) names.




FPGA Bank 1

Miscellaneous Digital I/O




Sensitive Input Clock Traces



Layout Note:  
Place all capacitors for the Sensitive Input Clock Traces including those on the FPGA page, close to respective FPGA pins in such a way as to minimize the impact on the layout of labeled differential traces

GAIN CONTROL DAC






Layout Note:  
Place U8 should be placed near left connector J6

Gain DAC adjacent to B13 on the bottom of the J6 Left Connector

<b>Mobile Satellite Services</b> 10224 Pioneer Hill Way Gaithersburg, MD 20878 USA	
Part No. <b>COM-1600 / CONNECTORS</b>	Rev <b>2</b>
Size <b>C</b>	Doc Number <b>Y10001</b>
Date: <b>Tuesday, September 28, 2010</b> Sheet <b>2</b> of <b>7</b>	





# 128MByte DDR2 SDRAM

Layout Note:  
- 100R and 5pF components close to DDR2





AK	
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879	
Title	
COM-1600 / DDR2	
Size B	Document Number Y10001
Date: Friday, October 06, 2010	Sheet 3 of 7
	Rev 2

Note:  
Y3 Auxiliary Clock Oscillator is only a provision for a high speed clock reference to the FPGA, and is Not Populated.




### DIGITAL CONNECTOR




FPGA JTAG header compatible with Xilinx Parallel Cable IV Model DLCT7 only populated on COM-1600 development platform





Layout Note:  
SMA edge location should be the same with COM2802



### FPGA CONFIGURATION




Layout note:  
10MHz\_REF and USB\_CLKOUT traces should be routed away from noise sources.







Not with Differential Pair  
Other FPGA banks can be found on their respective functions' primary schematic page

### Sensitive Input Clock Traces








Layout Note:  
Place clock capacitors close to the FPGA


AK		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title		
COM-1600 / FPGA		
Size	Document Number	Rev
B	Y10001	2
Date:	Thursday, October 07, 2010	Sheet 4 of 7









### 128MByte NAND



### J1: Developer's USB Port



- Microcontroller programming
- Alternate +5V Power Source (enabled by JP2, Jumper)
- USB Flash Drive Device mode for FPGA Flash Programming (set JP1)
- Standard Comblock Monitoring and Control (using Comblock driver)
- May be connected simultaneously with Primary USB Port




AK  
Mobile Satellite Services  
18221A Flower Hill Way  
Gaithersburg, MD 20879  
USA

Title		<b>COM-1600 / MICRO</b>	
Size	Document Number	Rev 2	
B	Y10001		
Date:	Monday, June 13, 2011	Sheet	5 of 7

# +5V Supply

## JP2 - Power Source Jumper




Green Terminal Block  
OPERATIONAL RANGE: 4.75 - 5.5V



**Note to User:**  
JP2 Power Source Jumper must be connected.


Layout Note:  
Q2, Q3 & Q4 must be placed and routed for a high current throughput.

Reverse Voltage Protection  
Over Voltage Protection (5.85V)  
Note: If Q2 voltage dropout is too great use Zetex ZXTP19020DFFTA



FAN2013B DC/DC converters:  
2A max peak output current  
1.2MHz switching


Layout Note: FAN2013 (x3)  
Place Vin caps as close as possible to Vin and PGND pins




Main Power Supply Enable



Power Good Indicators



PCB Mounting Holes



Power Requirements (\*TBC)

COMP	V	mA
FPGA	+3.3	200*
MICRO	+3.3	50*
NAND	+3.3	50*
USB	+3.3	50
DDR2	+1.8	580*
FPGA	+1.2	1500

Layout Note:  
TVS component placed near DC/DC Converter in ground return path to terminal block

AK  
Mobile Satellite Services  
18221A Flower Hill Way  
Gaithersburg, MD 20879  
USA

Title  
**COM-1600 / POWER**


Size B Document Number  
**Y10001**

Date: Wednesday, October 13, 2010 Sheet 6 of 7


## J2: Primary USB Port

- High Speed Data Transfer
- Standard Comblock Monitoring and Control (using driver)
- May be connected simultaneously with Developer's USB Port
- High Speed Mini-USB Connection (up to 480 Mbps)

Layout Note:  
Place ferrite bead close to USB PHY



1.8V Supply Pins are Outputs,  
Only connected to decoupling capacitors



Layout Note:  
D+ & D- are 90 ohm differential traces

Layout Note:  
USB\_CLKOUT is a highly sensitive  
trace, route accordingly. (Z = 50ohm)

Layout Note:  
USB connector should be in the  
same location as the COM4410 USB

Note:  
OTG and Host capabilities are disabled.  
All USB connectivity on the COM-1600 is  
limited to USB device only.

AK		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title		
<b>COM-1600 / USB</b>		
Size A	Document Number <b>Y10001</b>	Rev 2
Date:	Tuesday, September 28, 2010	Sheet 7 of 7