



Design note1: use 1.8V drivers to minimize noise  
 Design note2: place 33R at source to dampen waveform/reduce overshoot/clock harmonics  
 Design note3: NC7SZ04 is 5.5V tolerant



### EXTERNAL FREQUENCY REFERENCE (INPUT) 10 MHz or 1PPS




Ultra-miniature coaxial connector on PCB. Connected to IP67 SMA on front-panel through cabling.




AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title <b>COM-1800 CLOCKS</b>		
Size B	Document Number <b>Y14002</b>	Rev 2
Date: Sunday, August 02, 2015	Sheet 3 of 16	


### I/Os (LVCMOS or LVDS)



### I/Os (XAUI)




### Monitoring & Control



share pins A32-38 and B10-B16  
(for compatibility with COM-30xx,  
COM-5102, etc)

### Left Side Connector



GWE49DHRN-T941

### Right Side Connector



GWE49DHRN-T941


98-PIN STRADDLE MOUNT CONNECTOR

98-PIN STRADDLE MOUNT CONNECTOR

Layout Note:  
Place multiple ground vias near  
the connectors' ground pins

Layout Note:  
Place multiple ground vias near  
the connectors' ground pins

### Auxiliary DAC




Layout Note:  
DAC should be placed near left connector

Gain DAC adjacent to B13 on the  
bottom of the Left Connector





AK + AZ	
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA	
Title <b>COM-1800 / CONNECTORS</b>	
Size B	Document Number <b>Y14002</b>
Date: Sunday, August 02, 2015	Sheet 4 of 16
	Rev 2

Layout note: split to CK0/CK1 pins into two equal-length branches near FPGA. Place 100 Ohm and 5pF differential termination at the split. Ref: Micron TN4720 App Note

# DDR3-SDRAM SODIMM SOCKET



Differential Data Strobe (DQS) traces routed close and inline with corresponding data byte (DQ) signals.






Sensitive. 30mils trace between caps and pin. shield with gnd. other trace > 15mils away.

AZ	
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA	
Title <b>COM-1800 / DDR3 SODIMM</b>	
Size B	Document Number <b>Y14002</b>
Date: Sunday, August 02, 2015	Sheet 5 of 16
Rev 2	


FPGA DEDICATED CONFIG, 3.3V I/O

ARM - FPGA communication programming




AZ	
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA	
Title <b>COM-1800 / FPGA BANK0</b>	
Size B	Document Number <b>Y14002</b>
Date: Sunday, August 02, 2015	Sheet 6 of 16
	Rev 2


# FPGA BANK 13, 3.3 I/O




## I/Os (LVCMOS33)




## Auxiliary DAC



## ARM - FPGA communication




8-bit data bus shared by  
FPGA and NAND flash




AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title <b>COM-1800 / FPGA BANK13</b>		
Size B	Document Number <b>Y14002</b>	Rev 2
Date:	Sunday, August 02, 2015	Sheet 7 of 16



# FPGA BANK 14, 1.5V I/O



## DDR3 SODIMM



## Ethernet LAN PHY





XC7A100T-1FGG484C


AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title		
COM-1800 /FPGA BANK14		
Size	Document Number	Rev
B	Y14002	2
Date:	Sunday, August 02, 2015	Sheet 8 of 16





FPGA BANK 15, 1.5V I/O



DDR3 SODIMM




Ethernet LAN PHY





AZ			
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA			
Title			
COM-1800 / FPGA BANK15			
Size	Document Number	Rev	
B	Y14002	2	
Date:	Sunday, August 02, 2015	Sheet	9 of 16

# FPGA BANK 16, 1.5V I/O



## DDR3 SODIMM




**AZ**  
 Mobile Satellite Services  
 18221A Flower Hill Way  
 Gaithersburg, MD 20879  
 USA

Title  
**COM-1800 / FPGA BANK16**



Size B	Document Number Y14002	Rev 2
-----------	---------------------------	----------

Date: Sunday, August 02, 2015 Sheet 10 of 16

### FPGA BANK 34, 2.5V or 3.3 I/O




### I/Os (LVCMOS or LVDS)





AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title <b>COM-1800 / FPGA BANK34</b>		
Size B	Document Number <b>Y14002</b>	Rev 2
Date:	Sunday, August 02, 2015	Sheet 11 of 16

### FPGA BANK 35, 2.5V or 3.3 I/O



#### HIGH-SPEED LVCMOS or LVDS I/Os




AZ

Mobile Satellite Services  
18221A Flower Hill Way  
Gaithersburg, MD 20879  
USA

Title  
**COM-1800 / FPGA BANK35**

Size B Document Number **Y14002** Rev 2

Date: Sunday, August 02, 2015 Sheet 12 of 16



**FPGA POWER MGT**

**I/Os (XAUI)**


- XAUI\_RX\_P[0-3]
- XAUI\_RX\_N[0-3]
- XAUI\_TX\_P[0-3]
- XAUI\_TX\_N[0-3]

**FPGA Bank 216**


XAUI_TX_P3	D7	MGTPTXP3_216
XAUI_RX_P3	D9	MGTPRX_P3_216
XAUI_TX_N3	C7	MGTPTXN3_216
XAUI_RX_N3	C9	MGTPRXN3_216
XAUI_TX_P2	B6	MGTPTXP2_216
XAUI_RX_P2	B10	MGTPRX_P2_216
XAUI_TX_N2	A6	MGTPTXN2_216
XAUI_RX_N2	A10	MGTPRXN2_216
	F6	MGTREFCLK0N_216
	F8	MGTREFCLK0P_216
	F10	MGTREFCLK1P_216
	F11	MGTREFCLK1N_216
	D5	MGTPTXP1_216
	D11	MGTPRX_P1_216
	C5	MGTPTXN1_216
	C11	MGTPRXN1_216
	B4	MGTPTXP0_216
	B8	MGTPRX_P0_216
	A4	MGTPTXN0_216
	A8	MGTPRXN0_216

XC7A100T-1FGG484C

**FPGA Supply**



AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title <b>COM-1800 / FPGA POWER MGT</b>		
Size B	Document Number <b>Y14002</b>	Rev 2
Date: Sunday, August 02, 2015	Sheet 13	of 16



**Chassis Grounding**  
 Layout Note:  
 Place ferrite bead close to RJ1  
 and caps near both pins 13 & 14

Layout Note:  
 All P/M pairs are 100 ohm 2 differential traces

Strapping pins  
 for PHYAD0/1


Strapping options:  
 PHYAD = 0011  
 MODE = 1111 (when HSWAPEN = 0)  
 CLK125\_EN = 0  
 LED\_MODE = 1

Layout: Noisy clock trace...  
 keep away from sensitive areas.  
 Daisy chain to ARM uc and FPGA.


AZ + MS		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title <b>LAN PHY</b>		
Size B	Document Number <b>Y14002</b>	Rev 2
Date: Sunday, August 02, 2015	Sheet 14	of 16

**+5V DC Supply** **OPERATIONAL RANGE: 4.5 - 12V**  
**No damage: 20V max**


PCB Mounting Holes




**Filter**      **Reverse Voltage Protection**      **Transient Voltage Suppression**





**1V 3A**




**1.2V 3A**



**1.5V 3A**



AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title <b>COM-1800 / POWER1</b>		
Size B	Document Number <b>Y14002</b>	Rev 2
Date: Sunday, August 02, 2015	Sheet 15 of 16	



PGOOD[4-5] Power Good Indicators  
Must be pulled up by ARM processor

PGOOD4 (+1.8V)  
PGOOD5 (+3.3V)

Sensitive. 30mils trace between caps and pin.  
shield with gnd. other trace > 15mils away.

AZ		
Mobile Satellite Services 18221A Flower Hill Way Gaithersburg, MD 20879 USA		
Title <b>COM-1800 / POWER2</b>		
Size B	Document Number <b>Y14002</b>	Rev 2
Date: Sunday, August 02, 2015	Sheet	16 of 16